ABSTRACT
With the emergence of bit-alterable 3D NAND flash, programming and erasing a flash cell at bit-level granularity have become a reality. Bit-level operations can benefit the high density, high bit-error-rate 3D NAND flash via realizing the "bit-level rewrite operation," which can refresh error bits at bit-level granularity for reducing the error correction latency and improving the read performance with minimal lifetime expense. Different from existing refresh techniques, bit-level operations can lower the lifetime expense via removing error bits directly without page-based rewrites. However, since bit-level rewrites may induce a similar amount of latency as conventional page-based rewrites and thus lead to low rewrite throughput, the efficiency of bit-level rewrites should be carefully considered. Such observation motivates us to propose a bit-level error removal (BER) scheme to derive the most-efficient way of utilizing the bit-level operations for both lifetime and read performance optimization. A series of experiments was conducted to demonstrate the capability of the BER scheme with encouraging results.
- JEDEC Solid State Technology Assn. 2016. Failure Mechanisms and Models for Semiconductor Devices. In Publication JEP122H.Google Scholar
- TPC benchmark. 2018. TPC benchmark@ONLINE, http://www.tpc.org/information/benchmarks.asp.Google Scholar
- Y. Cai, G. Yalcin, O. Mutlu, E. F. Haratsch, A. Cristal, O. S. Unsal, and K. Mai. 2012. Flash correct-and-refresh: Retention-aware error management for increased flash memory lifetime. In 2012 IEEE 30th International Conference on Computer Design (ICCD). 94--101. Google ScholarDigital Library
- H. Chang, H. Lue, Y. Chang, H. Li, K. Wang, and C. Lu. 2018. System Performance Analysis of Bit-Alterable 3D NAND Flash Devices for High-Performance Solid-State Drive (SSD) Applications. In 2018 IEEE International Memory Workshop (IMW). 1--4.Google Scholar
- Yuan-Hao Chang and Tei-Wei Kuo. 2011. A Management Strategy for the Reliability and Performance Improvement of MLC-based Flash-memory Storage Systems. IEEE Trans. Comput. 60, 3 (Mar 2011), 305--320. Google ScholarDigital Library
- Chih-Ping Chen, H. Lue, Chih-Chang Hsieh, Kuo-Pin Chang, K. Hsieh, and C. Lu. 2010. Study of fast initial charge loss and it's impact on the programmed states Vt distribution of charge-trapping NAND Flash. In 2010 International Electron Devices Meeting. 5.6.1--5.6.4.Google Scholar
- Yajuan Du, Q. Li, L. Shi, Deqing Zou, Hai Jin, and C. J. Xue. 2017. Reducing LDPC soft sensing latency by lightweight data refresh for flash read performance improvement. In 2017 54th ACM/EDAC/IEEE Design Automation Conference (DAC). Google ScholarDigital Library
- Philip Charles EHLINGER, JR. 1995. Flash file system.Google Scholar
- J. Liao, F. Zhang, L. Li, and G. Xiao. 2015. Adaptive Wear-Leveling in Flash-Based Memory. IEEE Computer Architecture Letters 14, 1 (Jan 2015), 1--4.Google ScholarDigital Library
- W. Lin and L. Chang. 2012. Dual Greedy: Adaptive garbage collection for page-mapping solid-state disks. In 2012 Design, Automation Test in Europe Conference Exhibition (DATE). 117--122. Google ScholarDigital Library
- H. Lue, K. Chang, C. Chen, T. Yeh, T. Hsu, P. Du, Y. Shih, and C. Lu. 2013. A novel bit alterable 3D NAND flash using junction-free p-channel device with band-to-band tunneling induced hot-electron programming. In 2013 Symposium on VLSI Technology. T152--T153.Google Scholar
- H. Lue, P. Du, W. Chen, T. Yeh, K. Chang, Y. Hsiao, Y. Shih, C. Hung, and C. Lu. 2013. A novel dual-channel 3D NAND flash featuring both N-channel and P-channel NAND characteristics for bit-alterable Flash memory and a new opportunity in sensing the stored charge in the WL space. In 2013 IEEE International Electron Devices Meeting. 3.7.1--3.7.4.Google Scholar
- Y. Luo, S. Ghose, Y. Cai, E. F. Haratsch, and O. Mutlu. 2018. HeatWatch: Improving 3D NAND Flash Memory Device Reliability by Exploiting Self-Recovery and Temperature Awareness. In 2018 IEEE International Symposium on High Performance Computer Architecture (HPCA). 504--517.Google Scholar
- Dushyanth Narayanan, Austin Donnelly, and Antony Rowstron. 2008. Write offloading: Practical power management for enterprise storage. In ACM Transactions on Storage (TOS). Google ScholarDigital Library
- W. E. Ryan. 2004. An introduction to LDPC codes. In CRC Handbook for Coding and Signal Processing for Recoding Systems.Google Scholar
- Samsung. 2017. Samsung V-NAND@ONLINE, http://www.samsung.com/semiconductor/products/flash-storage/v-nand/.Google Scholar
- Meng Zhang, Fei Wu, Xubin He, P. Huang, Shunzhuo Wang, and Changsheng Xie. 2016. REAL: A retention error aware LDPC decoding scheme to improve NAND flash read performance. In 2016 32nd Symposium on Mass Storage Systems and Technologies (MSST). 1--13.Google ScholarCross Ref
- Kai Zhao, Wenzhe Zhao, Hongbin Sun, Xiaodong Zhang, Nanning Zheng, and Tong Zhang. 2013. LDPC-in-SSD: Making Advanced Error Correction Codes Work Effectively in Solid State Drives. In Presented as part of the 11th USENIX Conference on File and Storage Technologies (FAST 13). USENIX, San Jose, CA, 243--256. Google ScholarDigital Library
Recommendations
1+1>2: variation-aware lifetime enhancement for embedded 3D NAND flash systems
LCTES 2019: Proceedings of the 20th ACM SIGPLAN/SIGBED International Conference on Languages, Compilers, and Tools for Embedded SystemsThree-dimensional (3D) NAND flash has been developed to boost the storage capacity by stacking memory cells vertically. One critical characteristic of 3D NAND flash is its large endurance variation. With this characteristic, the lifetime will be ...
Layer RBER variation aware read performance optimization for 3D flash memories
DAC '20: Proceedings of the 57th ACM/EDAC/IEEE Design Automation Conference3D NAND flash enables the construction of large capacity Solid-State Drives (SSDs) for modern computer systems. While effectively reducing per bit cost, 3D NAND flash exhibits non-negligible process variations and thus RBER (raw bit error rate) ...
DECC: Differential ECC for Read Performance Optimization on High-Density NAND Flash Memory
ASPDAC '23: Proceedings of the 28th Asia and South Pacific Design Automation Conference3D NAND flash memory with advanced multi-level-cell technology has been widely adopted due to its high density, but with significantly degraded reliability. To solve the reliability issue, flash memory often adopts the low-density parity-check code (LDPC)...
Comments