Shumaila Qamar
ABSTRACT
Universal Verification Methodology (UVM) is getting attention of researchers and functional verification community due to its advance flexibility, reusability and reliability features for design verification of multifaceted embedded systems. This is the reason that different tool vendors like Mentor Graphics support UVM-based simulation for design verification. Similarly, researchers frequently explore / utilize UVM to enhance the verification capabilities for embedded systems. In this context, there is a strong need to summarize the latest advancements, tools and techniques for UVM standard. Therefore, this article performs a Systematic Literature Review (SLR) to identify 27 studies (i.e. 2017-2019) pertaining to UVM standard. Subsequently, 21 UVM-based frameworks and 9 tools are identified. Moreover, key benefits of UVM standard are investigated. Finally, a comparative analysis of UVM with OVM (Open Verification Methodology) is performed. It is concluded that UVM provides advanced phasing mechanism, reporting, callbacks, objections, sequence libraries and control over simulation as compared to OVM. Researchers and practitioners of domain can highly benefit from findings of this article.
- El-Ashry, et al., On Error Injection for NoC Platforms: A UVM-based Practical Case Study, in Proceedings of the 10th International Workshop on Network on Chip Architectures. 2017, ACM: Cambridge, MA, USA. p. 1--6.Google Scholar
Digital Library
- Ramirez, Gomez, and E. Roa. On UVM Reliability in Mixed-Signal Verification IEEE 10th (LASCAS). 2019.Google Scholar
- Podivinsky, J., et al., Functional verification based platform for evaluating fault tolerance properties. Microprocessors and Microsystems, 2017. 52: p. 145--159.Google Scholar
- Weissnegger, et al., SHARC - Simulation and Verification of Hierarchical Embedded Microelectronic Systems. Procedia Computer Science, 2017. 109: p. 392--399.Google Scholar
- Caba, et al., Testing framework for on-board verification of HLS modules using grey-box technique and FPGA overlays. Integration, 2019. 68: p. 129--138.Google Scholar
- Anwar, et al., Model-based design verification for embedded systems through SVOCL: an OCL extension for SystemVerilog. Design Automation for Embedded Systems, 2017. 21(1): p. 1--36.Google Scholar
- Sharma, L. Bhargava, and V. Kumar. Automated Coverage Register Access Technology on UVM Framework for Advanced Verification. In 2018 IEEE (ISCAS).Google Scholar
- Plasencia-Balabarca, et al. A Flexible UVM-Based Verification Framework Reusable with Avalon, AHB, AXI and Wishbone Bus Interfaces for an AES Encryption Module. IEEE Latin American Test Symposium (LATS). 2019.Google ScholarCross Ref
- Georgoulopoulos, Giannou, and A. Hatzopoulos. UVM-Based Verification of a Mixed-Signal Design Using SystemVerilog. In 2018 28th (PATMOS).Google Scholar
- Wong, et al. VeriSFQ: A Semi-formal Verification Framework and Benchmark 20th Inter Symposium on Quality Electronic Design 2019.Google Scholar
- Barros, Schulz, and D.V. Lettnin. An Adaptive Closed-Loop Verification Approach in UVM-SystemC for AMS Circuits in 2018 31st Symposium on Integrated Circuits and Systems Design (SBCCI). 2018.Google Scholar
- Hamed, et al. An Automated Lightweight UVM Tool. in 2018 30th International Conference on Microelectronics (ICM). 2018.Google Scholar
- Khamis, et al. A Configurable RISC-V for NoC-Based MPSoCs: A Framework for Hardware Emulation. in 2018 11th International Workshop (NoCArc). 2018.Google ScholarCross Ref
- Salah, Mostafa. Constructing Effective UVM Testbench for DRAM Memory Controllers. in 2018 New Generation of CAS (NGCAS). 2018.Google Scholar
- Moursi, et al. Different Reference Models for UVM Environment to Speed Up the Verification Time in 2018 19th International Workshop on Microprocessor and SOC Test and Verification (MTV). 2018.Google Scholar
- Lohmann, et al. A Domain-specific Language for Automated Fault Injection in SystemC Models. 25th (ICECS). 2018.Google Scholar
- El-Ashry, Adel. Efficient Methodology of Sampling UVM RAL during Simulation for SoC Functional Coverage in 2018 19th International Workshop on Microprocessor and SOC Test and Verification (MTV). 2018.Google Scholar
- Lohmann, et al. Extending universal verification methodology with fault injection capabilities. In 2018 IEEE 9th (LASCAS). 2018.Google Scholar
- Munir, et al. Fast Reliable Verification Methodology for RISC-V 19th International Workshop on Microprocessor and SOC Test and Verification (MTV). 2018.Google Scholar
- Chinchole, Kinage. Functional Verification of Ten Gigabytes Media Independent Interface (XGMII) Using UVM in Fourth (ICCUBEA) 2018.Google Scholar
- Kohútka Stopjaková. A New Hardware-Accelerated Scheduler for Soft Real-Time Tasks. In 8th (MECO) 2019.Google Scholar
- Plasencia-Balabarca, F., et al. Robust Functional Verification Framework Based in UVM Applied to an AES Encryption Module. In 2018 New Generation of CAS (NGCAS). 2018.Google Scholar
- Caratelli, et al. System Level simulation framework for the ASICs development of a novel particle physics detector in 2018 14th Conference on (PRIME)Google Scholar
- Kakani, and Darji. Transactional Test Environment for Faster and Early Verification of Digital Designs. ICCED 2018.Google Scholar
- V, B. and Sundari. UVM Based Testbench Architecture for Coverage Driven Functional Verification of SPI Protocol in (ICACCI). 2018.Google Scholar
- Stoddard, A., et al. UVM Based Verification for HPSBC-FPGA of the Dream Chaser's Fault Tolerant Flight Computer. In 2019 IEEE Aerospace Conference. 2019.Google ScholarCross Ref
- Borchers,. Montenegro, and F. Dannemann. Volatile Register Handling for FPGA Verification Based on SVAs Incorporated into UVM Environments. IEEE Aerospace Conference. 2019.Google ScholarCross Ref
Index Terms
- A Comprehensive Investigation of Universal Verification Methodology (UVM) Standard for Design Verification
Recommendations
The Design Of UVM Verification Platform Based On Data Comparison
EITCE '20: Proceedings of the 2020 4th International Conference on Electronic Information Technology and Computer EngineeringThis article is based on UVM (Universal Verification Methodology) to build a verification platform that can quickly verify the DUT (Design Under Test). The test platform skillfully uses the UVM components and flexible configuration scheme, which fully ...
The system verification methodology for advanced TLM verification
CODES+ISSS '12: Proceedings of the eighth IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesisThe IEEE-1800 SystemVerilog [20] system description and verification language integrates dedicated verification features, like constraint random stimulus generation and functional coverage, which are the building blocks of the Universal Verification ...
Bridging the Gap between Design and Verification of Embedded Systems in Model Based System Engineering: A Meta-model for Modeling Universal Verification Methodology (UVM) Test Benches
ICCMS '20: Proceedings of the 12th International Conference on Computer Modeling and SimulationModel Based System Engineering (MBSE) is recurrently adopted for embedded systems in order to simplify the design and verification activities. Particularly, it enables the modeling of system design at higher abstraction level. Subsequently, model ...
Comments