ABSTRACT
3D integration technology is one of the leading options that can advance Moore's Law beyond conventional scaling. Due to the absence of commercial 3D placers and routers, existing 3D physical design flows rely heavily on 2D commercial tools to handle 3D IC physical synthesis. Specifically, these flows build 2D designs first and then convert them into 3D designs. However, several works demonstrate that design qualities degrade during this 2D-3D transformation. In this paper, we overcome this issue with our Snap-3D, a constraint-driven placement approach to build commercial-quality 3D ICs. Our key idea is based on the observation that if the standard cell height is contracted by one half and partitioned into multiple tiers, any commercial 2D placer can place them onto the row structure and naturally achieve high-quality 3D placement. This methodology is shown to optimize power, performance, and area (PPA) metrics across different tiers simultaneously and minimize the aforementioned design quality loss. Experimental results on 7 industrial designs demonstrate that Snap-3D achieves up to 5.4% wirelength, 10.1% power, and 92.3% total negative slack improvements compared with state-of-the-art 3D design flows.
- Khushu et al. Lakefield: Hybrid cores in 3D package. In Hot Chips Symposium, pages 1--20, 2019.Google Scholar
- S. Panth et al. Shrunk-2-D: A Physical Design Methodology to Build Commercial- Quality Monolithic 3-D ICs. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2017.Google Scholar
- B. W. Ku et al. Compact-2D: A physical design methodology to build two-tier gate-level 3-D ICs. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 39(6):1151--1164, 2020.Google ScholarCross Ref
- Kyungwook Chang et al. Cascade2D: A design-aware partitioning approach to monolithic 3D IC with 2D commercial tools. International Conference on Computer-Aided Design, pages 1--8, 2016.Google Scholar
- Jingwei Lu et al. ePlace-3D. ISPD, 2016.Google Scholar
- D. H. Kim et al. Study of Through-Silicon-Via Impact on the 3-D Stacked IC Layout. TVLSI, 21(5):862--874, 2013.Google Scholar
- J. Cong and G. Luo. A multilevel analytical placement for 3D ICs. In ASPDAC, pages 361--366, 2009.Google ScholarDigital Library
- M. Hsu, Y. Chang, and V. Balabanov. TSV-aware analytical placement for 3D IC designs. In DAC, pages 664--669, 2011.Google ScholarDigital Library
- Jingwei Lu, Hao Zhuang, Ilgweon Kang, Pengwen Chen, and Chung-Kuan Cheng. ePlace-3D: electrostatics based placement for 3D-ICs. In ISPD, pages 11--18, 2016.Google ScholarDigital Library
- S. Panth et al. Placement-driven partitioning for congestion mitigation in monolithic 3D IC designs. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 34(4):540--553, 2015.Google ScholarDigital Library
Index Terms
- Snap-3D: A Constrained Placement-Driven Physical Design Methodology for Face-to-Face-Bonded 3D ICs
Recommendations
TSV-aware analytical placement for 3D IC designs
DAC '11: Proceedings of the 48th Design Automation ConferenceThrough-silicon vias (TSVs) are required for transmitting signals among different dies for the three-dimensional integrated circuit (3D IC) technology. The significant silicon areas occupied by TSVs bring critical challenges for 3D IC placement. Unlike ...
A Mixed-Size Monolithic 3D Placer with 2D Layout Inheritance
GLSVLSI '17: Proceedings of the on Great Lakes Symposium on VLSI 2017Monolithic 3D IC is a high integration density emerging technology in the age of both "More Moore" and "More-than-Moore". In this paper, we propose a novel method of generating mixed-size 3D placement based on transforming a 2D placement result. ...
Routability-Driven Blockage-Aware Macro Placement
DAC '14: Proceedings of the 51st Annual Design Automation ConferenceWe present a new floorplan representation, called circular-packing trees (CP-trees), for the problem of macro placement. Our CP-trees can flexibly pack movable macros toward corners or pre-placed macros along chip boundaries circularly to optimize macro ...
Comments