Changjiang Tang
ABSTRACT
This paper designs a Signal Source Board based on PXIe standard. The Signal Source Board adopts XCKU060-2FFVA1157I of Xilinx company as the main control chip of the FPGA, AD9144 of ADI company as the DAC, the Host Computer sends the analog signal waveform code table to be generated to the Signal Source Board through the PCIe Bus, and then the FPGA of the Source Board based sends the analog signal waveform code table to two pieces of AD9144 through the JESD204B interface. Finally, the generated analog signal is filtered through the low-pass filter HMC1023, and completes the output of 8-channel analog signal. It achieves the high-quality generation of any modulated signal from baseband to mid-frequency, and meets the synchronous output requirements of 8-channel analog signal.
- Zhou Xichen, Zhang Zhiwu, Zhai Ganyi, Li Yunfei. Design of signal source based on FPGA and high speed AD9144 [J]. Radar and Counter, 2018,38(01): 30-33.Google Scholar
- Zhang Feng, Wang Zhengjiang. High-speed serial transmission of AD sampling data based on JESD204 protocol [J]. Telecommunications technology, 2014, 54 (2): 174-177.Google Scholar
- Tian Rui, Liu Maliang. High-speed Serial Converter Interface of JESD204B Protocol [J]. Journal of Xi'an University of Electronic Science and Technology, 2017, 4 (3): 69-74.Google Scholar
- Design and Implementation of Self-Synchronized Scrambling and Removing Circuits in Ouyang Jing, Yao Yafeng, Huo Xinghua, Tanyu. JESD204B Protocol [J]. Electronic Design Engineering, 2017, 0 (7): 148-151.Google Scholar
- Sun Lei, Zhang Songbai. Design and implementation of synchronous sampling for multi-card based on JESD204B protocol [J]. Ship Electronic Countermeasure, 2021,44 (04): 104-107. DOI:10.16426/j.cnki. Jcdzdk. 2021.04.024.Google Scholar
- Pan Wenlong. Configuration and optimization of JESD204B core based on AXI4-Lite interface [J]. Electronic World, 2019 (18): 152-153. DOI:10.19353/j.cnki. Dzsj. 2019.18.078.Google Scholar
- Lv Zhipeng, Ma Xiaobing, Yu Weidong. JESD204BSubclass 1 mode clock design and debugging [J]. Electronic Technology Application, 2018,44(04): 56-60. DOI:10.16157/j.issn. 0258-7998.173847.Google Scholar
Recommendations
Power-efficient analog design based on the class AB super source follower
A class AB version of the conventional super source follower (SSF) is described. The circuit greatly increases slew rate (SR) and current efficiency, maintaining the low distortion and low output resistance of the SSF. Class AB operation is achieved ...
A sub-1 Volt 10-bit supply boosted SAR ADC design in standard CMOS
This paper presents a new very low-power, low-voltage successive approximation analog to digital converter (SAR ADC) design based on supply boosting technique. The supply boosting technique (SBT) and supply boosted (SB) circuits including level shifter, ...
An On-Chip Monitoring Circuit for Signal-Integrity Analysis of 8-Gb/s Chip-to-Chip Interfaces With Source-Synchronous Clock
This paper presents an on-chip monitoring circuit (OCMC) for analyzing the signal integrity of high-speed signals for a chip-to-chip interface with a source-synchronous clocking scheme. The proposed OCMC consists of a fractional-N phase-locked loop (PLL)...
Comments