skip to main content
OSTI.GOV title logo U.S. Department of Energy
Office of Scientific and Technical Information

Title: Power Converter Circuit Design Automation using Parallel Monte Carlo Tree Search

Journal Article · · ACM Transactions on Design Automation of Electronic Systems
DOI:https://doi.org/10.1145/3549538· OSTI ID:1877055

The tidal waves of modern electronic/electrical devices have led to increasing demands for ubiquitous application-specific power converters. A conventional manual design procedure of such power converters is computation- and labor-intensive, which involves selecting and connecting component devices, tuning component-wise parameters and control schemes, and iteratively evaluating and optimizing the design. To automate and speed up this design process, we propose an automatic framework that designs custom power converters from design specifications using Monte Carlo Tree Search. Specifically, the framework embraces the upper-confidence-bound-tree (UCT), a variant of Monte Carlo Tree Search, to automate topology space exploration with circuit design specification-encoded reward signals. Moreover, our UCT-based approach can exploit small offline data via the specially designed default policy and can run in parallel to accelerate topology space exploration. Further, it utilizes a hybrid circuit evaluation strategy to substantially reduce design evaluation costs. Empirically, we demonstrated that our framework could generate energy-efficient circuit topologies for various target voltage conversion ratios. Compared to existing automatic topology optimization strategies, the proposed method is much more computationally efficient --- the sequential version can generate topologies with the same quality while being up to 67% faster. Here, the parallelization schemes can further achieve high speedups compared to the sequential version.

Research Organization:
IBM, Cambridge, MA (United States)
Sponsoring Organization:
USDOE Advanced Research Projects Agency - Energy (ARPA-E); National Science Foundation (NSF)
Grant/Contract Number:
AR0001210; CNS–1948457
OSTI ID:
1877055
Journal Information:
ACM Transactions on Design Automation of Electronic Systems, Vol. 28, Issue 2; ISSN 1084-4309
Publisher:
Association for Computing Machinery (ACM)Copyright Statement
Country of Publication:
United States
Language:
English

References (26)

Predictable Equation-Based Analog Optimization Based on Explicit Capture of Modeling Error Statistics journal October 2012
Analog circuit topology synthesis by means of evolutionary computation journal April 2019
An Overview of Artificial Intelligence Applications for Power Electronics journal April 2021
Revisiting Routability-Driven Placement for Analog and Mixed-Signal Circuits
  • Zhou, Hongxia; Sham, Chiu-Wing; Yao, Hailong
  • ACM Transactions on Design Automation of Electronic Systems, Vol. 23, Issue 2 https://doi.org/10.1145/3131849
journal January 2018
Optimization and Quality Estimation of Circuit Design via Random Region Covering Method journal October 2017
A Survey of Monte Carlo Tree Search Methods journal March 2012
Enabling Efficient Analog Synthesis by Coupling Sparse Regression and Polynomial Optimization
  • Wang, Ye; Orshansky, Michael; Caramanis, Constantine
  • Proceedings of the The 51st Annual Design Automation Conference on Design Automation Conference - DAC '14 https://doi.org/10.1145/2593069.2593131
conference January 2014
Automated Heatsink Optimization for Air-Cooled Power Semiconductor Modules journal June 2019
Trustworthy Genetic Programming-Based Synthesis of Analog Circuit Topologies Using Hierarchical Domain-Specific Building Blocks journal August 2011
An Automated Topology Synthesis Framework for Analog Integrated Circuits journal December 2020
Congestion reduction during placement with provably good approximation bound journal July 2003
Combining online and offline knowledge in UCT conference January 2007
Artificial Intelligence-Aided Thermal Model Considering Cross-Coupling Effects journal October 2020
BAG2: A process-portable framework for generator-based AMS circuit design conference April 2018
Toward silicon-proven detailed routing for analog and mixed-signal circuits conference November 2020
From Specification to Topology: Automatic Power Converter Design via Reinforcement Learning conference November 2021
BagNet: Berkeley Analog Generator with Layout Optimizer Boosted with Deep Neural Networks conference November 2019
S3DET: Detecting System Symmetry Constraints for Analog Circuits with Graph Similarity conference January 2020
TP-GNN: A Graph Neural Network Framework for Tier Partitioning in Monolithic 3D ICs conference July 2020
Parallel Monte Carlo Tree Search from Multi-core to Many-core Processors conference August 2015
Generating the Next Wave of Custom Silicon conference September 2018
State-Space Average modelling of converters with parasitics and storage-time modulation conference June 1980
AutoCkt: Deep Reinforcement Learning of Analog Circuit Designs conference March 2020
Mastering the game of Go with deep neural networks and tree search journal January 2016
GCN-RL Circuit Designer: Transferable Transistor Sizing with Graph Neural Networks and Reinforcement Learning conference July 2020
Design of Multi-Output Switched-Capacitor Voltage Regulator via Machine Learning conference March 2020

Similar Records

Automatic parallelization tool for sequential programs. Progress report
Technical Report · Tue Aug 01 00:00:00 EDT 1989 · OSTI ID:1877055

AutoTG: Reinforcement Learning-Based Symbolic Optimization for AI-Assisted Power Converter Design
Journal Article · Mon Aug 14 00:00:00 EDT 2023 · IEEE Journal of Emerging and Selected Topics in Industrial Electronics · OSTI ID:1877055

Learning with Delayed Rewards—A Case Study on Inverse Defect Design in 2D Materials
Journal Article · Wed Jul 21 00:00:00 EDT 2021 · ACS Applied Materials and Interfaces · OSTI ID:1877055