Lingqi Zhang^{1,3}, Mohamed Wahib^{2*}, Peng Chen^{3,2*}, Jintao Meng⁴, Xiao Wang^{5*}, Toshio Endo¹

Satoshi Matsuoka^{2,1}

¹ Tokyo Institute of Technology, Japan, {zhang.l.ai@m.titech.ac.jp, endo@is.titech.ac.jp}

² RIKEN Center for Computational Science, Japan, {mohamed.attia@riken.jp, matsu@acm.org}

³ National Institute of Advanced Industrial Science and Technology, Japan, {chin.hou@aist.go.jp}

⁴ Shenzhen Institutes of Advanced Technology, China, {jt.meng@siat.ac.cn}

⁵ Oak Ridge National Laboratory, USA, {wangx2@ornl.gov}

ABSTRACT

Iterative stencils are used widely across the spectrum of High Performance Computing (HPC) applications. Many efforts have been put into optimizing stencil GPU kernels, given the prevalence of GPU-accelerated supercomputers. To improve the data locality, temporal blocking is an optimization that combines a batch of time steps to process them together. Under the observation that GPUs are evolving to resemble CPUs in some aspects, we revisit temporal blocking optimizations for GPUs. We explore how temporal blocking schemes can be adapted to the new features in the recent Nvidia GPUs, including large scratchpad memory, hardware prefetching, and device-wide synchronization. We propose a novel temporal blocking method, EBISU, which champions low device occupancy to drive aggressive deep temporal blocking on large tiles that are executed tile-by-tile. We compare EBISU with state-of-the-art temporal blocking libraries: STENCILGEN and AN5D. We also compare with state-of-the-art stencil auto-tuning tools that are equipped with temporal blocking optimizations: ARTEMIS and DRSTENCIL. Over a wide range of stencil benchmarks, EBISU achieves speedups up to 2.53x and a geometric mean speedup of 1.49x over the best state-of-the-art performance in each stencil benchmark.

CCS CONCEPTS

• Computing methodologies → Concurrent computing methodologies; Parallel computing methodologies; • Computer systems organization → Parallel architectures.

KEYWORDS

Stencil, Temporal Blocking Optimizations, GPU

ACM Reference Format:

Lingqi Zhang, Mohamed Wahib, Peng Chen, Jintao Meng, Xiao Wang, Toshio Endo and Satoshi Matsuoka. 2023. Revisiting Temporal Blocking Stencil Optimizations. In 2023 International Conference on Supercomputing (ICS '23), June 21–23, 2023, Orlando, FL, USA. ACM, New York, NY, USA, 13 pages. https://doi.org/10.1145/3577193.3593716

ICS '23, June 21-23, 2023, Orlando, FL, USA

© 2023 Copyright held by the owner/author(s). Publication rights licensed to ACM. ACM ISBN 979-8-4007-0056-9/23/06...\$15.00 https://doi.org/10.1145/3577193.3593716

1 INTRODUCTION

Stencils are patterns in which a mesh of cells is updated based on the values of the neighboring cells. They are common computational patterns that exist widely in many scientific applications. They account for up to 49% of workloads in many HPC centers [14]. Applications of stencils include mainly finite difference solvers of Partial Differential Equations. (PDEs) [3, 8]. PDEs further support a wide spectrum of applications, spanning from weather modeling and seismic simulations to fluid dynamics simulations [49].

Many efforts have gone into optimizing stencils [2, 16, 51]. Due to the low computational intensity of stencils [43], combining steps and processing them together, i.e., temporal blocking, is an optimization widely used in iterative stencils [10, 21, 23, 51, 60]. This optimization increases the computational intensity, which comes at the price of adopting complex schemes to handle the constraints of temporal dependencies. Traditionally, temporal blocking resolves the dependency between time steps either by redundant overlapping of tiles [16, 25, 27, 40] or by complicated titling geometry (e.g. diamond [4] and hexagonal [11, 13]). Either way, the overhead of resources for resolving the temporal blocking dependencies increases the data with the depth of temporal blocking [25]. An increasing number of time steps to block gradually moves the kernel's bottleneck from the memory throughput to be bound by either the memory latency or register pressure [25]. Among temporal blocking optimization efforts, many of them are related to specific hardware, e.g., FPGA [50, 60], CGRA [33], multi-core [9], and manycore [40] architectures. We focus in this paper on GPUs due to their prevalence in HPC systems [1].

When closely observing the latest GPUs ¹, there are notable changes in key features. We observe a significant increase in cache capacity. Specifically, the total capacity of the user-managed cache (shared memory) increased from 720 KB in K20 [30] to 17, 712 KB in A100 [31]. The shared memory capacity has increased 24.6x in recent decades. In addition, GPUs provide features that have been supported by CPUs for years. Examples include cooperative groups (i.e., device-wide barriers), low(er) latency of operations, and asynchronous copy of shared memory (i.e., prefetching) [7].

These new developments open opportunities for aggressive optimizations in stencil kernels. However, existing state-of-the-art temporal blocking implementations, e.g. AN5D [25] and STENCIL-GEN [40], are designed to run at high occupancy and are hence relatively conservative in the use of resources to avoid adverse pressure on resources (ex: register spilling). For example AN5D [25]

^{*} Corresponding authors.

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than the author(s) must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from permissions@acm.org.

¹We focus on Nvidia GPUs in this paper since the continuity of GPU products by Nvidia over decades provides the grounds for observing changes.



Figure 1: Spacial Blocking, using 2D 5-point Jacobian (2d5pt) stencil as an example

uses at maximum 96 registers per thread and STENCILGEN [40] uses at maximum 64 registers per thread for all the benchmarks reported. Yet the limit for registers is 255 in both V100 and A100 [7] GPUs. For shared memory usage, AN5D [25] consumes at most 34.8 MB per thread block and STENCILGEN [40] uses at most 33.8 MB per thread blocks. Yet the limit for shared memory is 164 MB in A100 [7] GPUs. This conservative manner is in part due to the intention for ensuring a higher occupancy.

In this paper, we take inspiration from the work of Volkov et al. [48]; we propose a different approach to occupancy and performance in temporal blocking. We first determine a parallelism setting that is minimal in occupancy while sufficient in instruction level parallelism. We base our approach for temporal blocking on lower occupancy, i.e., we build large tiles running at minimum possible concurrency to be executed tile-by-tile, and accordingly scale up the use of on-chip resources to run the tile at maximum possible performance.

We propose *EBISU*: Epoch (temporal) Blocking for Iterative Stencils, with Ultracompact parallelism. EBISU's design principle is to run the code at the minimum possible parallelism that would saturate the device, and then use the freed resources to scale up the data reuse and reduce the dependencies between tiles. Though the idea is seemingly simple, the challenge is the lack of design principles to achieve scalable optimizations for temporal blocking. In other words, temporal blocking schemes in literature are designed to avoid pressure on resources since resources are scarce in oversubscribed execution; EBISU on the other hand assumes ample of resources that are freed due to running in low occupancy and the goal is to scale the data reuse to all the available resources for a single tile at a time that spans the entire device. We drive EBISU through a cost model that makes the decision on how to scale the use of resources effectively at low occupancy.

The contributions of this paper are as follows:

- We propose the design principle of EBISU: low-occupancy execution of a single-tile at a time while scaling the use of resources to improve data locality.
- We include an analysis of the practical attainable performance to support the design decisions for EBISU. We build on our analysis to identify how various factors contribute to the performance of EBISU.
- We evaluate EBISU across a wide range of stencil benchmarks. Our implementation achieves significant speedup over state-ofthe-art libraries and implementation. We achieve a geomean speedup of 1.53x over the top performing state-of-the-art implementations for each stencil benchmark.



Figure 2: Temporal Blocking

Listing 1: Pseudocode for 1D 3-Point Jacobian Stencil
for(int i=0; i <n; i++)<="" th=""></n;>
out[i] = a * in[i-1] + b * in[i] + c * in[i+1];

Listing	g 2: P	seud	ocode fo	or 2D	5-Point	Jacobian	Stencil
for(int	i = 0:	i <n:< th=""><th>i + +)</th><th></th><th></th><th></th><th></th></n:<>	i + +)				

out[i][i]_o.in[i 1][i].b.in[i][i].o.in[i 1][i]	for (int j =0; j <m; <b="">j++)</m;>	
out[i][]=a*ii[i-i][]]+b*iii[i][]]+c*iii[i+i][]]	out[i][j]=a*in[i-1][j]+b*in[i][j]+	+ c * in [i + 1] [j]
+d * in [i] [j-1] + e * in [i] [j+1];	+d * in [i] [j -1]] + e * in [i] [j +	-1];

Listing 3: Pseudocode for 3D 7-Point Jacobian Stencil

1	for $(int i=0; i< N; i++)$
2	for (int $j = 0; j < M; j + +$)
3	for $(int k=0; k$
4	$out[i][j][k] = a \cdot in[i-1][j] [k];$
5	$out[i][j][k] + = b \cdot in[i] [j] [k];$
6	out[i][j][k] + = c * in[i+1][j] [k];
7	out[i][j][k]+= $d \cdot in[i]$ [j-1][k];
8	$out[i][j][k] + = e \cdot in[i] [j+1][k];$
9	out[i][j][k] += f * in[i] [j] [k-1];
10	out[i][j][k] + = g * in[i] [j] [k+1];

2 BACKGROUND

2.1 Stencils

Stencils are characterized by their memory access patterns. We present the pseudo code for the 1D 3-Point, 2D 5-Point and 3D-7-Point Jacobian Stencil in Listing 1, Listing 2, and Listing 3 respectively. We use a 2D Jacobian 5-point (2d5pt) stencil as an example. Figure 1.a illustrates the neighborhood dependencies of the 2d5pt stencil. In order to compute one point, the four adjacent points are necessary. Two blocking methods are widely used to optimize iterative stencils for data locality:

2.1.1 Spatial Blocking. In spatial blocking on GPUs, thread (blocks) load a single tile of the domain to its local memory to improve the data locality among adjacent locations [17, 52]. The local memory can be registers [6, 58](Figure 1.b) and scratchpad memory [22, 41](Figure 1.c). However, halo layer(s) are still unavoidable.

2.1.2 Temporal Blocking. In iterative stencils, each time step depends on the result of the previous time step. An alternative optimization is to to combine several time steps to expose temporal locality [25, 38]. In this case, the temporal dependency is resolved by overlapped tilling [16, 27, 35] (Figure 2.a) or by applying complex geometry [12, 28] (Figure 2.b, diamond tiling [4, 13] as an example). The main short-coming of overlapped tilling is redundant computation, while the main disadvantage of complex geometry is an adverse effects on cache hits [21]. Additionally, complex geometry is penalized by the device-wide synchronization necessary to ensure that the result is updated in the global memory.

2.1.3 N.5-D Temporal Blocking. N.5-D blocking [25, 29, 40] is a combination of spatial blocking and overlapped temporal blocking [29]. Take 3.5-D temporal blocking as an example. We do spatial

Lingqi Z. et al.



Figure 3: Overview of EBISU.

tiling in the X and Y dimensions, and then stream in the Z dimension (2.5-D spatial blocking). As we stream over the Z dimension, each XY plane would conduct a series of temporal steps (1-D temporal blocking). This method reduces the overhead of redundant computations in an overlapped temporal blocking schema.

2.2 GPU Architecture

2.2.1 CUDA Programming Model. The CUDA programming model includes: the base execution unit, thread; 32 threads grouped into a block of schedule units, warp; Several warps grouped together into a thread block unit; and thread block units can be grouped into a grid. When mapping the programming model to the GPU architecture, the CUDA driver maps the thread block to a Stream Multiprocessor (SM) and grids to a GPU device. The mapping abides by the rules of dividing the resources among the threads. For example, at most 8 thread blocks and at most 2048 threads can reside concurrently on a stream multiprocessor also limits the number of thread block that can run concurrently.

2.2.2 *Explicit Synchronization.* Nvidia introduced cooperative group APIs [7] to provide a hierarchical of synchronizations in addition to thread block synchronization from P100 (2016). Among them, the new grid level synchronization provides additional choice for program. Zhang et. al. [57] shows that latencies of these APIs are acceptable that would allow practical use.

2.2.3 Asynchronous Shared Memory Copy. A100 (2020) further introduced APIs [7] to copy data from global memory to shared memory, without blocking. Martin et al. [44] demonstrated that this API benefits low-arithmetic intensity kernels.

3 EBISU: HIGH PERFORMANCE TEMPORAL BLOCKING AT LOW OCCUPANCY

In this section we give an overview of our temporal blocking method: EBISU (Figure 3 gives an overview) The design of EBISU follows two main principles: minimal parallelism that would saturate the device (the Minimal Parallelism step in Figure 3), and scalability in using resources (the Implementation step in Figure 3). Additionally, EBISU relies on a comprehensive analysis for implementation decisions (the pink steps in Figure 3).

3.1 Saturating the Device at Minimal Parallelism

In EBISU we first tune the parallelism exposed in the kernel to find the minimal combination of occupancy and instruction level parallelism that would saturate the device. The minimal occupancy that we aim for in this paper is 12.5% since further reducing the occupancy for memory-bound codes can start to regress the performance [31]. We aim to minimize resources used for increasing the locality. We use Little's Law to identify the minimum parallelism (occupancy) in the code (discussed in Section 6.1). We point out that readers can also rely on auto-tuning tools to empirically figure out the minimal parallelism [41, 42, 46].

3.2 Scaling the Use of Resources

Despite the relatively large amount on-chip resources, there is a lack in design principles that are able to scale up to take advantage of the large on-chip resources in temporal blocking. We thereby build on a set of existing optimizations to drive a resource-scalable scheme for increasing locality (Section 4).

3.3 Implementation Decisions

We base the decision for implementing EBISU on our analysis for the practical attainable performance (Section 5). The main utility



Figure 4: 2D Spatial tiling at the GPU device level.

Listing 4: Pseudocode for 2D 5-Point Jacobian stencil device level spatial tiling.

of this analysis is to decide whether to implement a device tile (Section 6.3), and the parameterization of spatial and temporal blocking (Section 6.4)).

3.4 Fine-Tuning

After identifying the ideal tiling scheme and parameterization, implementation, we fine-tune the kernel to extract additional performance. For instance, we tune the temporal blocking depth (Section 6.2).

4 EFFICIENTLY SCALING THE USE OF RESOURCES

4.1 One Tile At A Time

Beyond the point where the GPU becomes saturated, the workload will inevitably be serialized. We intentionally introduce a method to serialize the execution of tiles, where each individual tile becomes large enough to saturate the GPU. We call this *device tiling*. Alternatively, we can use tiles that are executed in parallel, yet each tile individually saturates a single streaming multiprocessor. We call this *SM tiling*.

In device tiling, we tile the domain such that a single tile can scale up to use the entire on-chip memory capacity of the GPU. Next, we let the tile reside in the on-chip memory while updating

the cells for a sufficient number of time steps to amortize the initial loading and final storing overheads. We then store the final result for the tile on the device, and then we move to the next tile, i.e., the entire GPU is dedicated to computing only one single tile at any given time. Figure 4 shows how we do spatial tiling at the device level. We assume $tile_x \times tile_y$ to be the thread block tile configuration and $Dtile_x \times Dtile_y$ to be the device tile configuration. Thus, $(tile_x + halo \cdot 2) \times (tile_y + halo \cdot 2)$ is the total on-chip memory consumed at the stream multiprocessor level. $(Dtile_x + HALO \cdot 2) \times$ $(Dtile_{u} + HALO \cdot 2)$ is the total on-chip memory consumed at the device level, where $HALO = rad \cdot t$. Additionally, figure 1.c shows the dependency between thread blocks that we need to resolve. We use the bulk synchronous parallel (BSP) model to exchange the halo region and CUDA's grid level barrier for synchronization. We transpose the halo region that originally did not coalesce to reduce the memory transactions. Note that device tiling is an additional layer on top of SM tiling. Figure 4 shows an example of 2D spatial tiling at device level, and Listing 4 presents the pseudocode of a 2D 5-point Jacobian stencil with device level spatial tiling.

4.2 Circular Multi-Queue

EBISU aims to scale up resource usage. One way to achieve this goal is to scale up to very deep temporal blocking. In this section, we introduce a simple data structure that enables the efficient management of very deep temporal blocking: namely, *circular multi-queue*. We elaborate on our design by first introducing *multi-queue* for streaming (Section 4.2.1), and then we describe the implementation of the *circular multi-queue* (Section 4.2.2).

4.2.1 Multi-Queue. We use the 1D 3-Point Jacobian stencil (Listing 1) to illustrate our implementation. Streaming is a typical method to implement temporal blocking. Figure 5.a demonstrates an example of streaming. The parallelogram in the figure represents the tiling in time and spatial dimensions that we process in Figure 5.b. The process of each time step can be abstracted as two functions: *enqueue* and *dequeue*, which are standard methods in a queue data structure. We additionally add *compute* for stencil computation. As such, we manage each time step with a queue data structure. Next, we link queues in different time steps together, to become a multi-queue data structure. The data structure description and the pseudocode for multi-queue is in Listing 5.

Multi-queue facilitates seamless transitions between time steps. The dequeue operation (data expiration) for the current time step runs concurrently with the enqueue operation for the next time step. After the execution of a single tile, we reset the multi-queue to its initial state - a process we refer to as 'shuffle'. A standard method of conducting a shuffle involves shifting values to their designated locations, as demonstrated in lines 24-27 of Listing 5.

It is important to note that although we base our analysis on a 1D stencil example in this section, it can be simply extended to 2D or 3D stencils by replacing the 1D circular points (domain cells) in Figure 5 to 1D lines (corresponding to 2D stencils) or 2D planes (corresponding to 3D stencils), or even the device tiles discussed in Section 4.1. In the device tiling situation, the sync(); function should be replaced by device (grid) level synchronization. Additionally, we can trade the concurrently processed domain cells for additional



(a) Temporal blocking, parallelogram denotes tiling in time and space dimensions.



Figure 5: The multi-queue data structure enables efficient temporal blocking tiling: a 1D 3-Point Jacobian stencil with a depth of 3 as an example. Figure (a) illustrates streaming with a parallelogram that we process in Figure (b). Figure (b) illustrate how queue data structure can enhance the processing of the tiling depicted in Figure (a). The execution order and data reuse are marked in both figures.

instruction level parallelism (ILP), which might be required by the parallelism setting (discussed in Section 6.1).

Listing 5: Pseudocode for applying naive multi-queue data structure to a 1D 3-Point Jacobian stencil with temporal block-ing depth of 3.



Listing 6: Pseudocode for applying circular multi-queue data structure, which inhirits the structure described in Listing 5.

```
x mod(index a, index r) {return (r&(r-1)) == 0)?a&(r-1):a%r;}
ct Circular_Queue: public Queue {
ircular_queue inhirit from queue
index r;
                     5
 8
         };
template<int depth>//Circular multi-queue inhirit from multi-queue
struct Circular_MultiQueue: public MultiQueue<depth>{
    Circular_MultiQueue(REAL+data, index range)
    :Multi-queue<depth>(data, range) {
    Circular_MultiQueue(REAL+dat, index ran, index q_ran)
    :MultiQueue<depth>(dat, ran, q_ran) {
    Circular_Queue operator[](int t)
        {return Circular_Queue(d, hds[t], mod(hds[t]+2,r),r);}
    void shuffle(){//Override shuffle for computing address schema
        for(int i=0; i<r; i++)hds[i]=mod((hds[i]+1),r);</pre>
10
11
12
13
14
15
16
17
18
19
20
21
                     }
         ,
#define RANGE (8)
22
23
                    //kernel code unchange
```

4.2.2 *Circular Multi-Queue.* We further adapt the multi-queue to be circular. We wrap the tail of time step 0 and the head of the deepest time step together. We detail the implementation of different circular multi-queue we use as follows:

Shifting Addresses: In this scheme, we only copy the index to the same place after processing a tile (at the 'shuffle step').

Computing Address: Shifting addresses is the simplest way to manage the circular data structure. However, shifting can create



Figure 6: Lazy streaming for temporal blocking. 1D 3-Point Jacobian stencil with depth=3 as an example. Notations are the same as Figure 5.

Listing 7: Pseudocode for applying lazy streaming to a 1D 3-Point Jacobian stencil with temporal blocking depth of 3.



a long chain of dependencies as the address range increases. An alternative solution is to compute the target address (Listing 6 line 7-8.). The modulo operation is one of the solutions; however, this operator is time consuming. Instead, we extend the ring index to be range = 2^n , $n \in \mathbb{Z}^+$. In this case, we have *index%range* = *index&*(*range* - 1). This consumes additional space (Listing 6 line 22).

4.3 Optimizations

4.3.1 *Prefetching*. Prefetching is a well-documented optimization. Readers can refer to [41] for hints. The new asynchronous shared memory copy API offers another approach for prefetching, with a trade-off of requiring additional shared memory space for buffering.

4.3.2 Lazy Streaming. The naive implementation showed in Figure 5 and Listing 5 clearly suffers from the overhead of frequent synchronization. We propose *lazy streaming* to alleviate this type of overhead. The basic idea is that we delay the processing of a domain cell until all domain cells required to update the current cell are already updated. Otherwise, we would pack the planes that include the current domain cell and cache it in on-chip memory. As Figure 6 shows, the computation of *location 3* is postponed until the three points of the previous time steps have been updated.

The benefit of using lazy streaming is not significant in 1D stencils. In 2D or 3D stencils, we replace the points in Figure 6 with 1D or 2D planes for 2D or 3D stencils. The planes usually involve inter-thread dependency, which makes synchronizations unavoidable (warp shuffle when using registers for locality [5, 6] or thread block synchronization when using shared memory for locality [22]). when applying *device tiling* (Section 4.1), device (grid) level synchronization becomes unavoidable, and it has higher overhead in comparison to thread block synchronizations. As illustrated in Listing 7, lazy streaming can ideally reduce the synchronization to one synchronization per tile. The benefit of lazy streaming comes from the number of synchronization it reduced.

It's worth noting that double-buffering [25, 40] can be viewed as a special case of lazy streaming when only a single queue evolved.

4.3.3 Redundant Register Streaming. The above discussions, which do not specify the on-chip memory type, can apply to both shared memory-based and register based implementations. However, there is one exception: the circular multi-queue cannot be implemented with register arrays since register addresses cannot be determined at compile time.

At low occupancy, we obtain a large number of registers and shared memory per thread. Therefore, by reducing the occupancy, we can afford to redundantly store intermediate data in both the registers and the shared memory. Streaming w/ caching in shared memory is discussed in STENCILGEN [40]. Streaming w/ caching in the registers is discussed in AN5D [25]. We benefit from both components by caching in both shared memory and registers. We can reduce shared memory access times to their minimum by using registers first (in comparison to AN5D) and reducing the necessary synchronizations when using only shared memory (in comparison to STENCILGEN). Additionally, due to data being mostly redundant, we can tune to reduce resource usage in either part of registers or shared memory to reduce the resource burden.

5 PRACTICAL ATTAINABLE PERFORMANCE

In this section, we analyze the practical attainable performance of temporal blocking by incorporating an the overhead analysis (we derive valid proportion \mathbb{V} from overhead analysis in Section 5.2) to a roofline-like model [19, 32] that predicts the attainable performance (\mathbb{P} in Section 5.1). We project the practical attainable performance \mathbb{PP} as:

$$PP = P \times V$$
 (1)

The model proposed in this section serves as a guide for implementation design choices in Section 6.

5.1 Attainable Performance

We use the giga-cells updated per second (GCells/s) as the metric for stencil performance [6, 25]. We consider three pressure points in a stencil kernel: double precision ALUs, cache bandwidth (i.e., shared memory bandwidth in this paper), and device memory bandwidth (GPU global memory in this paper). Note that registers could also be a pressure point in extreme cases of very high order stencils (outside the scope of this paper).

Assuming that the global memory bandwidth is \mathbb{B}_{gm} , the shared memory bandwidth is \mathbb{B}_{sm} , and the compute speed is \mathbb{THR}_{cmp} , the total access time is \mathbb{A}_{gm} and \mathbb{A}_{sm} for global memory and shared memory, respectively. The total amount of computation is \mathbb{A}_{cmp} . The memory access time per cell is a_{gm} and a_{sm} for global memory and shared memory, respectively; flops per cell is a_{cmp} . The total number of cells in the domain of interest is \mathbb{D}_{gm} , \mathbb{D}_{sm} and \mathbb{D}_{gm} for global memory, shared memory, and computation, respectively. The size of the cell (in Bytes) per cell is \mathbb{S}_{Cell} . We can compute the

runtime of using each component to be:

$$\mathbb{T}_{gm} = \frac{\mathbb{A}_{gm}}{\mathbb{B}_{gm}} \times \mathbb{S}_{Cell} = \frac{a_{gm} \times \mathbb{D}_{gm}}{\mathbb{B}_{gm}} \times \mathbb{S}_{Cell}$$
(2)

$$\mathbb{T}_{sm} = \frac{\mathbb{A}_{sm} \times t}{\mathbb{B}_{sm}} \times \mathbb{S}_{Cell} = \frac{a_{sm} \times \mathbb{D}_{sm} \times t}{\mathbb{B}_{sm}} \times \mathbb{S}_{Cell}$$
(3)
$$= -\frac{\mathbb{A}_{cmp} \times t}{\mathbb{A}_{cmp} \times \mathbb{D}_{cmp} \times \mathbb{D}_{cmp} \times t}$$

$$\mathbb{T}_{com} = \frac{cmp}{\mathbb{THR}_{cmp}} = \frac{cmp}{\mathbb{THR}_{cmp}}$$
(4)
The total runtime of the stencil is projected as:

The total fulfillite of the steller is projected a

 $\mathbb{T}_{stencil} = \max(\mathbb{T}_{gm}, \mathbb{T}_{sm}, \mathbb{T}_{cmp})$

The component c is the bottleneck if it satisfies:

$$\mathbb{T}_c = \mathbb{T}_{stencil} \tag{6}$$

(5)

We project the attainable performance $\mathbb P$ as:

$$\mathbb{P} = \frac{\mathbb{D}_{all} \times t}{\mathbb{T}_{stencil}} \tag{7}$$

Normally, we consider $\mathbb{D}_{all} = \mathbb{D}_{sm} = \mathbb{D}_{gm} = \mathbb{D}_{cmp}$. However, this is a case-by-case factor that depends on the implementation, i.e., when applying *device tiling* $\mathbb{D}_{gm} \neq \mathbb{D}_{sm}$.

5.2 Overheads

In this section, we discuss the overheads of different spatial blocking methods used in this paper:

5.2.1 SM Tiling. The main overhead of SM tiling is related to redundant computation in halo. Only a portion of the computation is valid. This valid portion is related to both the spatial and temporal block sizes and the radius of the stencil. In 2D stencils, we have:

$$\mathbb{V} = \frac{tile_x - t \times rad}{tile_x} \tag{8}$$

In 3D stencils, we have:

$$\mathbb{V}_{SMtile} = \frac{(tile_x - t \times rad) \times (tile_y - t \times rad)}{tile_x \times tile_y} \tag{9}$$

Accordingly, we have:

$$\mathbb{PP}_{SMtile} = \mathbb{V}_{SMtile} \times \mathbb{P}$$
⁽¹⁰⁾

5.2.2 Device Tiling. The main overhead of the device level tiling is related to the overhead of synchronization. Only a portion of the runtime is valid. The valid portion depends on the runtime of the stencil ($\mathbb{T}_{stencil}$), the time required for device level synchronization (\mathbb{T}_{Dsync}) and the number of synchronization times per tile *n* (applying *lazy streaming* (Section 4.3.2) reduces *n* to 1):

$$\mathbb{V}_{Dtile} = \frac{\mathbb{T}_{stencil}}{\mathbb{T}_{stencil} + \mathbb{T}_{Dsync} \times n}$$
(11)

Accordingly, we have:

$$\mathbb{PP}_{Dtile} = \mathbb{V}_{Dtile} \times \mathbb{P}$$
(12)

To quantify the overhead, we followed the research of Zhang et al. [57] to test the overheads. The device (grid) level synchronization overhead in A100 is : $\mathbb{T}_{Dsunc} = 1.2us$.

6 EBISU: ANALYSIS OF DESIGN CHOICES

In this section, we provide a comprehensive analysis to justify our design choices. The analysis is targeted at the A100 GPU, while it can be generalized to any GPU platform by adjusting the model parameters (Table 1 summarizes our findings on design choices).

We use 2D 5-Point (Listing 2) to represent 2D stencils, and 3D 7-Point (Listing 3) to represent 3D stencils for the discussions in this section. Table 2 shows the detailed parameters of both stencils.

6.1 Minimum Necessary Parallelism

The analysis of this section is an extension of Volkov's work on low occupancy at high performance [48]. We also generalize the analysis by building on Little's law. Little's saw uses latency \mathbb{L} and throughput THR to infer the concurrency \mathbb{C} of the given hardware:

$$\mathbb{C} = \mathbb{L} \times \text{THR} \tag{13}$$

The latency \mathbb{L} of an instruction can be gathered by common microbenchmarks [26, 53]. The throughput \mathbb{THR} of instructions is available in Nvidia's CUDA programming guide [7] and documents [31].

As long as the parallelism \mathbb{PAR} provided by the code is larger than the concurrency provided by the hardware, we consider that the code saturates the hardware:

$$\mathbb{PAR} \ge \mathbb{C}$$
 (14)

There are two ways of providing parallelism: number of threads $(N_{threads})$ and Instruction Level Parallelism (*ILP*). So, we have:

$$\mathbb{PAR} = N_{threads} \times ILP \tag{15}$$

Unlike Volkov's analysis, instead of maximizing the parallelism with the combination of *ILP* and $N_{threads}$, we aim to find a minimal combination of $N_{threads}$ and *ILP* that saturates the device:

$$N_{threads} \times ILP = \mathbb{PAR} \ge \mathbb{C} = \mathbb{L} \times \mathbb{THR}$$
 (16)

To maintain a certain level of parallelism, we can reduce the occupancy ($N_{threads}$) and increase *ILP* simultaneously. We reduce the occupancy to the point that it will not increase the resources per thread block. In the current generation of GPUs (A100), reducing the occupancy of memory-bound kernels to less than 12.5% will not increase the available register per thread [7]. So, we set our aim conservatively at *Occupancy* = 12.5% or $N_{threads}$ = 256.

In this research, we focus on double precision global memory access, shared memory access, and DFMA, all of which are the basic operations in stencil computation. Based on our experimentation, ILP = 4 and Occupancy = 12.5% ($N_{threads} = 256$) provide enough parallelism for all three operations. We set this as a basic parallelism combination for our implementation. Note that the numbers above may vary for other GPUs, yet the analysis still holds.

6.2 Desired Depth

We use the attainable performance analysis (Section 5.1) to infer the desired depth. We aim at determining a sufficiently deep temporal blocking size to shift the bottleneck.

In this study, we are less concerned with whether the bottleneck shifts to computation or cache bandwidth. To simplify the discussion, we assume that the optimization goal is shifting the bottleneck from global memory to shared memory. This assumption is true for most of the star-shaped stencils [25]. Accordingly, we have:

$$\frac{a_{sm} \times t}{\mathbb{B}_{sm}} \times \mathbb{D}_{sm} \ge \frac{a_{gm}}{\mathbb{B}_{gm}} \times \mathbb{D}_{gm}$$
(17)

6.2.1 Case Study: 2D 5-Point Jacobian Stencil (representing stencils w/o device tiling). Ideally, we have $\mathbb{D}_{sm} = \mathbb{D}_{gm}$. In A100, $\mathbb{B}_{gm} = 1555 \text{ GB/s}$, $\mathbb{B}_{sm} = 19.49 \text{ TB/s}$. In our 2D 5-point implementation, $\mathbf{a}_{gm} = 2$ (assuming perfect caching), $\mathbf{a}_{sm} = 4$. According to Equation 17, we have $t \ge 6.3$. In t = 7, we measured the performance

Table 1: Design choices for EBISU.

Туре	Parallelism Combination	SM Tiling	Device Tiling	Temporal Blocking Strategy	Circular Multi-Queue
	$(N_{threads} \times ILP)$	$(tile_x \times tile_y)$			
2D stencils	256×4	256×4	-	Deep enough to shift the bottleneck	Compute
3D stencils	256×4	32×32	(12×6)	As deep as possible	Shifting

of 440 GCells/s. We can fine-tune to achieve slightly better performance at t = 12, where we measured 482 GCells/s. There is only a 10% difference in performance. The slight inaccuracy might come from the fact that, on average, the global memory accesses per data point is not perfectly cached.

6.2.2 Case Study: 3D 7-Point Jacobian Stencil (representing stencils w/ device tiling). In device tiling 3D 7-point stencil, \mathbb{D}_{gm} must also include the halo region between thread blocks. As such, we have:

$$\mathbb{D}_{gm} = (tile_x \times tile_y) + (tile_x + tile_y) \times 2 \times t \times rad \tag{18}$$

We intend to determine a *t* that satisfies:

$$\frac{a_{sm} \times \mathbb{D}_{sm} \times t}{\mathbb{B}_{sm}} > \frac{a_{gm} \times \mathbb{D}_{gm}}{\mathbb{B}_{gm}}$$
(19)

We assume that $tile_x = tile_y = 32$. We have $a_{sm} = 4.5$, $a_{gm} = 2$. So we can get t > 18.34. In this situation, the on-chip memory per thread block desired for EBISU is 352 KB, which exceeds the capacity of A100 (164 KB).

6.3 Device Tiling or SM Tiling?

Device tiling trades redundant computation for device level synchronization. In this section, we focus on: in EBISU, the performance implications of using one single tile per device (w/ device level synchronization). By comparing the practical attainable performance with the version that is not using one single tile per device (w/o device level synchronization).

6.3.1 *Case Study: 2D 5-Point Jacobian Stencil.* In 2d5pt, we have $\mathbb{T}_{stencil} = \mathbb{T}_{sm}$ for the overlapped tilling and the device level tilling. We simplify the discussion by defining a valid proportion \mathbb{V} , i.e., the updated output after excluding the halo. The higher the valid proportion, the higher the performance \mathbb{P} . In overlapped tilling, for 2d5pt we have t = 7 (Section 6.2.1) and rad = 1. So $\mathbb{V}_{SMtile} \approx 95\%$

For device level tiling, we can go as deep as t = 15. So, we have: $\mathbb{T}_{sm} = 2.05us$. Because $\mathbb{T}_{Dsync} = 1.2us$. Accordingly, we have $\mathbb{V}_{Dtile} = \mathbb{T}_{sm}/(\mathbb{T}_{sm} + \mathbb{T}_{Dsync}) \approx 63\%$.

So, we have: $\mathbb{V}_{Dtile} \ll \mathbb{V}_{SMtile}$.

For 2D stencils of other shapes, we get:

$$\mathbb{PP}_{Dtile}(2D) \ll \mathbb{PP}_{SMtile}(2D) \tag{20}$$

As a result, in 2D stencils, the overhead of thread block level overlapped tiling is negligible, making device tiling less beneficial. This result stands true for all 2D stencils we studied in A100.

6.3.2 Case Study: 3D 7-Point Jacobian Stencils. In 3d7pt, we cannot shift the bottleneck to shared memory in overlapped (within acceptable overhead) or device tiling. We need to compare the Practical Attainable Performance in both cases to judge.

We have $\mathbb{V}_{SMtile} = (34 - 2 \times rad \times t)^2/34^2$. In 3d7pt, we have $rad = 1, t = 3, \mathbb{V}_{SMtile} \approx 77\%$. In t = 3, we have $\mathbb{P}_{SMtile} = 292$ GCells/s, and $\mathbb{PP}_{SMtile} \approx 225$ GCells/s.

On the other hand, for device tiling, we can go as deep as t = 8, so we have $\mathbb{L}(gm) = 2.42$. Because $\mathbb{T}_{Dsunc} = 1.2$ us. So, $\mathbb{V}_{Dtile} \approx 67\%$

GCells/s. In t = 8 we have $\mathbb{P}_{Dtile} = 365$ GCells/s. Accordingly, we have $\mathbb{PP}_{Dtile} \approx 244$ GCells/s.

So, we have: $\mathbb{PP}_{Dtile} > \mathbb{PP}_{SMtile}$ on a 3d7pt stencil.

We measured, for instance, 151 GCells/s for w/o device tiling and 197 GCells/s for w/ device tiling. The experiment results is consistent with the analysis (for 3D stencils of other shapes as well):

$$\mathbb{PP}_{Dtile}(3D) > \mathbb{PP}_{SMtile}(3D) \tag{21}$$

As a result, for 3D stencils, the overhead of thread block level overlapped tiling is so significant that it prohibits the temporal blocking implementation from going deeper. This result stands true for all 3D stencils we studied in A100.

Based on the analyses above, in EBISU, we only implement device tiling for 3D stencils. The analysis in the following section is built on top of this decision.

6.4 Deeper or Wider?

As the capacity of on-chip memory is limited, there is a trade-off between increasing the width of spatial blocking and increasing the depth of temporal blocking. In this section, we discuss our heuristic for we use for parameter selection in EBISU.

6.4.1 Case Study: 2D 5-Point Jacobian Stencil. Firstly, as Section 6.3.1 showed, the overhead of 2D 5-Point Jacobian Stencil is negligible. Additionally, according to Section 6.2.1, in theory, at depth t = 7, we shift the bottleneck from global memory to shared memory.

As such, after the bottleneck is shifted, we aim at wider spatial blocking to reduce the overhead of overlapped tilling as is discussed in Section 5.2.1. Yet, we still need to consider the implementation simplicity. For example, we choose a tiling of size $tile_x = 256$ instead of $tile_x = 328$, since the latter is hard to implement in CUDA.

6.4.2 Case Study: 3D 7-Point Jacobian Stencil. For simplicity, we assume that the very first plane loaded and the last plane stored have already been amortized. Then, for global memory access, we only focus on the halo region. According to Equation 17, we have:

$$\frac{tile_{x} \times tile_{y} \times a_{sm}}{\mathbb{B}_{sm}} > \frac{(tile_{x} + tile_{y}) \times 2 \times a_{gm} \times rad}{\mathbb{B}_{gm}}$$
(22)

We assume that $tile_{y} = tile_{x}$. So, we can get:

$$tile_{y} = tile_{x} > \frac{4 \times a_{gm} \times \mathbb{B}_{sm}}{a_{sm} \times \mathbb{B}_{gm}} \times rad$$
(23)

In our 3d7pt implementation, $a_{gm} = 2$, $a_{sm} = 4.5$. We have $tile_y = tile_x \ge 22.3$. For implementation convenience, we use 32×32 (also fitted to the Minimal Necessary Parallelism that saturates the device as Section 6.1 discussed). As such, after the spatial tiling is large enough for overlapping halo region, we then run the temporal blocking as deep as possible to amortize the overhead of using device (grid) level synchronization.



Figure 7: Speedup of EBISU over the state-of-the-art temporal blocking implementations. We also plot the performance of EBISU (right Y-axis plotted as '+' ticks).

Table 2: Stencil benchmarks. Readers can refers to [25, 40] for details description. We also include ideal shared memory access times per cell, a_{sm} , when applying redundant register streaming (w/ RST) and without it (w/o RST) in the table.

Stencil	Domain Size	a_{sm}	a_{sm}
[Order, FLOPs/Cell]		w/o RST	w/ RST
j2d5pt [1,10]	8352 ²	6	4
j2d9pt [2,18]	8064 ²	10	6
j2d9pt-gol [1,18]	8784 ²	10	4
j2d25pt (gaussian) [2,25]	8640 ²	26	6
j3d7pt (heat) [1,14]	$2560 \times 288 \times 384$	8	4.5
j3d13pt [2,26]	$2560 \times 288 \times 384$	14	7
j3d17pt [1,34]	$2560 \times 288 \times 384$	18	5.5
j3d27pt [1,54]	$2560 \times 288 \times 384$	28	5.5
poisson [1,38]	$2560 \times 288 \times 384$	20	5.5

Table 3: Depth of temporal blocking for each stencil implementations in this evaluation.

Туре	STENCILGEN	AN5D	DRSTENCIL	ARTEMIS	EBISU
j2d5pt	4	10	3	12	12
j2d9pt	4	5	2	6	8
j2d9pt-gol	4	7	2	6	6
j2d25pt	2	5	2	3	4
j3d7pt	4	6	3	3	8
j3d13pt	2	4	2	1	5
j3d17pt	2	3	2	2	6
j3d27pt	2	3	-	2	5
poisson	4	3	2	2	6



Figure 8: Percent of occupancy achieved and resources used (registers and shared memory) for EBISU and SOTA libraries among all stencil benchmarks.

7 EVALUATION

We experiment on a wide range of 2D and 3D stencils (listed in Table 2). The test data are generated by STENCILGEN [40]. We evaluate the benchmarks on an NVIDIA A100-PCIe GPU device(host CPU: Intel Xeon E5-2650).

7.1 Compile Settings of EBISU

The code is compiled with NVCC-11.5 (CUDA driver V11.5.119) and gcc-4.8.5, using flags -rdc=true -Xptxas "-v " -std=c++14. We only generate code for A100 architecture ². "-rdc=true" flag is necessary for enabling grid level synchronization, so we set it by default. We use c++14 features, so we add "-std=c++14" flag. -Xptxas "-v" is set to gather information on registers.

7.2 Evaluation Setup

7.2.1 Domain Size. We used the domain sizes listed in Table 2 for EBISU, comparable to those used in the literature [4, 6, 39].

7.2.2 Warm-Up and Timing. For all experiments, we do warm-up iterations and then use GPU event APIs to measure one kernel run. We repeat this process ten times and report the peak.

7.2.3 Depth of Temporal Blocking. We only evaluate a single kernel. Therefore, the total number of time steps is equal to the depth of temporal blocking of each implementation in each stencil benchmark. We summarize the depth of temporal blocking in Table 3.

7.3 Comparing with State-Of-The-Art Implementations

We compare EBISU with the state-of-the-art temporal blocking implementations AN5D [25] and STENCILGEN [40], and the stateof-the-art auto-tuning tools ARTEMIS [41] and DRSTENCIL [54].

7.3.1 Setting up State-Of-The-Art Libraries. We use the domain sizes reported by each library in the original paper (not adversely change domain sizes). We assume that the libraries can achieve reasonably good performance in the setting used in the original paper. For example, in 2D stencils, AN5D used 16384², while STEN-CILGEN used 8192². ARTEMIS did not report 2D stencils; we used the same setting as STENCILGEN. Details can be obtained from the original papers [25, 40, 41, 54].

As for timing and warm-up. AN5D's original code already does the warm-up, so we use the default setting. We use the same host warm-up and timer function as EBISU to test the kernel performance for STENCILGEN, ARTEMIS, and DRStencil.

The detailed settings are listed as follows:

STENCILGEN We used the codes for AD/AE appendix [37] of the original paper. We do not change anything inside the kernel.

²setting CUDA_ARCHITECTURES "80" in CMAKE

AN5D AN5D is a code auto-generator tool. We only used the code already generated in their code [24]. We port the makefile system to A100 and iterate over all generated codes to find the one with the highest performance for each stencil benchmark. The original code did not include some stencil benchmarks we use. We use the implementations with similar memory access patterns to represent them: gaussian (box2d2r), j3d7pt (star3d1r), j3d13pt (star3d2r), j3d17pt (j3d27pt) and poisson (j3d27pt).

DRSTENCIL DRSTENCIL [54] is also an auto-tuning tool. We use the benchmark in the codebase [18]. In the paper, the authors included only the implementations of the j3d7pt stencil in the range of 3D stencils. We extend their j3d7pt stencil setting to other 3D stencils for comparison. However, with the j3d7pt setting, DRSTENCIL was unable to generate runnable code in j3d27pt. We report the kernel with the peak performance among the policies that DRSTENCIL iterated over.

ARTEMIS ARTEMIS is an auto-tuning tool. We use the benchmark in the codebase [36]. We replaced the profiler nvprof (deprecated) with ncu. ARTEMIS [41] only provides samples for 3d7pt and 3d27pt. We extend 3d7pt to all star-shape stencils (including heat and 2d star-shape stencils) and 3d27pt to all box-shape stencils (including poisson, 3d17pt and 2d box-shape stencils). We report the kernel with the peak performance among the policies that ARTEMIS iterated over.

7.3.2 *Performance Comparison.* Figure 7 shows the speedup of EBISU over state-of-the-art temporal blocking implementations. EBISU shows a clear performance advantage over all of the state-of-the-art temporal blocking libraries, i.e., STENCILGEN and AN5D. It is also faster than the state-of-the-art auto-tuning tool DRSTEN-CIL and ARTEMIS. EBISU achieves a geomean speedup of over 2.0x when comparing with each state-of-the-art. When comparing EBISU with the best state-of-the-art in each stencil, EBISU achieves a geomean speedup of 1.49x.

7.3.3 *Resources.* We additionally report occupancy and the resources used for all the benchmarks with the ncu profiler (Figure 8). EBISU is able to use the on-chip resources efficiently despite its low occupancy (12.5%). It is worth noting that, as Table 3 shows, EBISU usually has deeper temporal blocking. However, EBISU does not show significantly higher register pressure than other implementations. EBISU can, on average, do temporal blocking 1.3x deeper than the deepest state-of-the-art implementations. But only use 87% of the registers compared to the most register-consuming state-of-the-art equivalent kernel.

7.4 Performance Breakdown

The remarkable speedup achieved by EBISU in comparison to other SOTA methods can be attributed to a fundamental shift in GPU programming principles. While existing SOTAs typically focus on constraining resources to enhance parallelism, EBISU constrains parallelism to optimize resource utilization. This novel approach enables the implementation of resource-scalable schemes, which ultimately contribute to EBISU's performance.

In this section, we provide a detailed explanation of how the optimizations proposed in earlier sections impact the performance of EBISU. To demystify their effects, we present case studies involving 2D 5-Point Jacobian stencils (representing 2D stencils) and 3D 7-Point Jacobian stencils (representing 3D stencils). Figure 9 displays the roofline plot of various implementations, with the black arrow indicating the incremental implementation of each scheme.

For the roofline analysis, we report the performance as measured in TFLOPS (teraflops). Table 2 shows the relationship between TFLOPS and GCells/s metrics.

7.4.1 BASE. The BASE implementation refers to the approach that applies minimal parallelism analysis, as discussed in Section 6.1. In this phase, we prepare the necessary resources for EBISU. It is important to note that in the case of the 3D 7-Point stencil, the BASE implementation already incorporates *device tiling*, similar to the approach employed in the existing research of PERKS [56].

7.4.2 *Circular Multi-Queue (CMQ).* CMQ is a foundation for deep temporal blocking. As Figure 9 shows, in 2D stencils, we increase the depth of temporal blocking to move the bottleneck from global memory to shared memory. In 3D stencils, due to the shared memory's limited capacity, we only move the Operation Intensity (OI) from left to right. Either way, we move the OI such that we increase the attainable performance shown in the roofline model.

7.4.3 Prefetching (PRE). As Figure 9 shows, the PRE scheme has the effect of moving the roofline plot towards the attainable bound. However, it does not directly impact the attainable bound itself.

7.4.4 Lazy Streaming (LST). The LST scheme aims to reduce synchronizations by using long buffers. By default, we employ LST to minimize device level synchronizations. This section specifically focuses on the impact of LST on reducing thread block synchronizations. As illustrated in Figure 9.a, applying LST to the 2D 5-point stencil brings its performance closer to the attainable bound. However, in the case of the 3D stencil, as shown in Figure 9.b, applying LST may harm performance. This is primarily due to the global memory still being the bottleneck, and the additional on-chip memory space required by LST implementation leads to a shallower temporal blocking. This results in a leftward shift in the OI, which consequently reduces the attainable performance. It is worth nothing that in the final version of EBISU, disabling LST for the 3D 7-point stencil allows for a doubling of the temporal blocking depth, from t = 8 to t = 16, leading to a performance increase from 2.7 TB/s to 2.9 TB/s. However, when excluding the redundant halo, the performance dips from 2.4 TB/s to 2.3 TB/s. Therefore, this result has been excluded from the discussion

7.4.5 *Redundant Register Streaming (RST).* RST's primary goal is to cut down shared memory access time (refer to Table 2). By doing so, we can shift the roofline plot closer to the compute bound from left to right when shared memory is the bottleneck (as shown in Figure 9.a). Also, we leverage RST to cache a portion of the tiling, which helps reduce the amount of data cached in shared memory. This enables us to achieve deeper temporal blocking and move the roofline plots closer to the compute bound from left to right, when global memory remains the bottleneck (as shown in Figure 9.b).

7.4.6 Relations Between Optimizations. The PRE and LST optimizations have the effect of improving performance and bringing it closer to the attainable bound. The RST optimization is designed to shift the roofline plots to the right, to increase the attainable bound.



Figure 9: Roofline plots for different implementations in Section 4. We plot 2D 5-Point Jacobian stencil implementations to represent 2D stencils and 3D 7-Point Jacobian stencil implementations to represent 3D stencils. The black arrows link the incremental implementations from a *BASE* implementations. The 3D *BASE* applies device tiling (Section 4.1). The *LST* refers to thread block level lazy streaming. Device tiling without lazy streaming will be extremely slow as can be inferred in Section 5.2.2.

Red arrows in Figure 9 clearly shows that disabling either of these optimizations results in a degradation of performance.

7.4.7 Practical Attainable Performance. In 2D 5-point stencil, we achieved 4.8 TFLOPS (80% of the attainable bound). In 3D 7-point stencil, we achieved 2.7 TFLOPS (50% of the attainable bound). The big gap is due to the omission of the overheads in roofline model. As we consider overhead in our model (Section 5), we achieved 88% and 80% of \mathbb{PP} in 2D 5-point and 3D 7-point stencils respectively. A model that considers the overheads can model the practical attainable performance better. As such, this model contributing to the decision-making also benefits the performance of EBISU.

8 RELATED WORKS

Apart from the tiling optimizations we covered in Section 2.1, there are many stencil optimizations that are architecture-specific. For example, vectorization [15, 55, 58]; cache optimizations on CPUs [2, 21, 45, 51]. For GPUs [11, 16, 38], Chen et al. proposed an execution model on top of the shuffle operation on GPU [6]; Liu et al. uses tensor cores to accelerate low precision stencils [20]. Rawat et al. also summarized optimizations that can be used in stencil optimization, i.e., streaming, unrolling, prefetching [41], and register reorder [39].

State-of-the-art implementations are usually built on top of multiple optimizations. For example, wavefront diamond blocking [21] is built on top of vectorization, cache optimization, streaming, and diamond tiling, STENCILGEN [40] is built on top of shared memory optimization, streaming, and N.5D tiling.

But combining different optimizations is tedious for implementation. Many researches focus on autocode generation using on domain specific language [23, 40, 59], or compiler-based approaches [34, 47]. Some optimizations, especially those related to registers, are difficult to implement manually. Matsumura et al. implemented AN5D [25] that generates codes using registers effectively.

9 CONCLUSION AND FUTURE WORK

In this paper we propose, EBISU, a novel temporal blocking approach. EBISU relies on low occupancy and mapping on large tiles over the device. The freed resources are then used to improve the data locality. We compared EBISU with two state-of-the-art temporal blocking implementations and two state-of-the-art autotuning tools. EBISU constantly shows its performance advantage. It achieves a geomean speedup of 1.49x over any of the top alternative state-of-the-art implementations for each stencil benchmark.

This paper focuses on studying how modern GPU characteristics influence the optimization of temporal blocking stencils. Nevertheless, as EBISU proved effective, its optimization approach can be absorbed into production libraries like Halide [34] so that the end user can get the performance with minimal effort.

ACKNOWLEDGMENTS

This work was supported by JSPS KAKENHI under Grant Numbers JP22H03600 and JP21K17750. This work was supported by JST, PRESTO Grant Number JPMJPR20MA, Japan. This paper is based on results obtained from JPNP20006 project, commissioned by the New Energy and Industrial Technology Development Organization (NEDO). This manuscript has been co-authored by UT-Battelle, LLC, under contract DE-AC05-00OR22725 with the US Department of Energy (DOE). The publisher acknowledges the US government license to provide public access under the DOE Public Access Plan (http://energy.gov/downloads/doe-public-access-plan/). The authors wish to express their sincere appreciation to Jens Domke, Aleksandr Drozd, Emil Vatai and other RIKEN R-CCS colleagues for their invaluable advice and guidance throughout the course of this research. Finally, the first author would also like to express his gratitude to RIKEN R-CCS for offering the opportunity to undertake this research in an intern program.

ICS '23, June 21-23, 2023, Orlando, FL, USA

REFERENCES

- 2023. TOP500. https://www.top500.org/lists/top500/2022/06/highs/ [Online; accessed 19-Jan-2023].
- [2] Kadir Akbudak, Hatem Ltaief, Vincent Etienne, Rached Abdelkhalak, Thierry Tonellot, and David Keyes. 2020. Asynchronous computations for solving the acoustic wave propagation equation. *The International Journal of High Performance Computing Applications* 34, 4 (2020), 377–393.
- [3] Marsha J Berger and Joseph Oliger. 1984. Adaptive mesh refinement for hyperbolic partial differential equations. *Journal of computational Physics* 53, 3 (1984), 484–512.
- [4] Uday Bondhugula, Vinayaka Bandishti, and Irshad Pananilath. 2017. Diamond Tiling: Tiling Techniques to Maximize Parallelism for Stencil Computations. *IEEE Trans. Parallel Distrib. Syst.* 28, 5 (May 2017), 1285–1298. https://doi.org/10.1109/ TPDS.2016.2615094
- [5] Peng Chen, Mohamed Wahib, Shinichiro Takizawa, Ryousei Takano, and Satoshi Matsuoka. 2018. Efficient Algorithms for the Summed Area Tables Primitive on GPUs. In 2018 IEEE International Conference on Cluster Computing (CLUSTER). 482–493. https://doi.org/10.1109/CLUSTER.2018.00064
- [6] Peng Chen, Mohamed Wahib, Shinichiro Takizawa, Ryousei Takano, and Satoshi Matsuoka. 2019. A Versatile Software Systolic Execution Model for GPU Memory-Bound Kernels. In Proceedings of the International Conference for High Performance Computing, Networking, Storage and Analysis (Denver, Colorado) (SC '19). Association for Computing Machinery, New York, NY, USA, Article 53, 81 pages. https://doi.org/10.1145/3295500.3356162
- [7] Nvidia CUDA. 2022. CUDA C Programming Guide. https://docs.nvidia.com/ cuda/cuda-c-programming-guide/ [Online; accessed 31-Dec-2022].
- [8] Kaushik Datta, Shoaib Kamil, Samuel Williams, Leonid Oliker, John Shalf, and Katherine Yelick. 2009. Optimization and performance modeling of stencil computations on modern microprocessors. *SIAM review* 51, 1 (2009), 129–159.
- [9] Kaushik Datta, Mark Murphy, Vasily Volkov, Samuel Williams, Jonathan Carter, Leonid Oliker, David Patterson, John Shalf, and Katherine Yelick. 2008. Stencil computation optimization and auto-tuning on state-of-the-art multicore architectures. In SC'08: Proceedings of the 2008 ACM/IEEE conference on Supercomputing. IEEE, 1–12.
- [10] Toshio Endo. 2018. Applying recursive temporal blocking for stencil computations to deeper memory hierarchy. In 2018 IEEE 7th Non-Volatile Memory Systems and Applications Symposium (NVMSA). IEEE, 19–24.
- [11] Tobias Grosser, Albert Cohen, Justin Holewinski, Ponuswamy Sadayappan, and Sven Verdoolaege. 2014. Hybrid hexagonal/classical tiling for GPUs. In Proceedings of Annual IEEE/ACM International Symposium on Code Generation and Optimization. 66–75.
- [12] Tobias Grosser, Albert Cohen, Paul H. J. Kelly, J. Ramanujam, P. Sadayappan, and Sven Verdoolaege. 2013. Split Tiling for GPUs: Automatic Parallelization Using Trapezoidal Tiles. In Proceedings of the 6th Workshop on General Purpose Processor Using Graphics Processing Units (Houston, Texas, USA) (GPGPU-6). Association for Computing Machinery, New York, NY, USA, 24–31. https://doi.org/10.1145/ 2458523.2458526
- [13] Tobias Grosser, Sven Verdoolaege, Albert Cohen, and P. Sadayappan. 2014. The Relation Between Diamond Tiling and Hexagonal Tiling. *Parallel Processing Letters* 24, 03 (2014), 1441002. https://doi.org/10.1142/S0129626414410023 arXiv:https://doi.org/10.1142/S0129626414410023
- [14] Bastian Hagedorn, Larisa Stoltzfus, Michel Steuwer, Sergei Gorlatch, and Christophe Dubach. 2018. High performance stencil code generation with lift. In Proceedings of the 2018 International Symposium on Code Generation and Optimization. 100–112.
- [15] Tom Henretty, Kevin Stock, Louis-Noël Pouchet, Franz Franchetti, J Ramanujam, and P Sadayappan. 2011. Data layout transformation for stencil computations on short-vector simd architectures. In *International Conference on Compiler Con*struction. Springer, 225–245.
- [16] Justin Holewinski, Louis-Noël Pouchet, and P. Sadayappan. 2012. Highperformance Code Generation for Stencil Computations on GPU Architectures. In Proceedings of the 26th ACM International Conference on Supercomputing (San Servolo Island, Venice, Italy) (ICS '12). ACM, New York, NY, USA, 311–320. https://doi.org/10.1145/2304576.2304619
- [17] F. Irigoin and R. Triolet. 1988. Supernode Partitioning. In Proceedings of the 15th ACM SIGPLAN-SIGACT Symposium on Principles of Programming Languages (San Diego, California, USA) (POPL '88). ACM, New York, NY, USA, 319–329. https://doi.org/10.1145/73560.73588
- [18] Zhonghui Jiang. 2023. DRSTENCIL codebase. https://github.com/simple86/ DRStencil [Online; accessed 22-Jan-2023].
- [19] Ki-Hwan Kim, KyoungHo Kim, and Q-Han Park. 2011. Performance analysis and optimization of three-dimensional FDTD on GPU using roofline model. *Computer Physics Communications* 182, 6 (2011), 1201–1207.
- [20] Xiaoyan Liu, Yi Liu, Hailong Yang, Jianjin Liao, Mingzhen Li, Zhongzhi Luan, and Depei Qian. 2022. Toward accelerated stencil computation by adapting tensor core unit on GPU. In Proceedings of the 36th ACM International Conference on Supercomputing. 1–12.

- [21] Tareq Malas, Georg Hager, Hatem Ltaief, Holger Stengel, Gerhard Wellein, and David Keyes. 2015. Multicore-optimized wavefront diamond blocking for optimizing stencil updates. *SIAM Journal on Scientific Computing* 37, 4 (2015), C439–C464.
- [22] Naoya Maruyama and Takayuki Aoki. 2014. Optimizing Stencil Computations for NVIDIA Kepler GPUs. In Proceedings of the 1st International Workshop on High-Performance Stencil Computations, Armin Größlinger and Harald Köstler (Eds.). Vienna, Austria, 89–95.
- [23] Naoya Maruyama, Tatsuo Nomura, Kento Sato, and Satoshi Matsuoka. 2011. Physis: an implicitly parallel programming model for stencil computations on large-scale GPU-accelerated supercomputers. In Proceedings of 2011 International Conference for High Performance Computing, Networking, Storage and Analysis. 1–12.
- [24] Kazuaki Matsumura. 2023. AN5D AD/AE. https://github.com/khaki3/AN5D-Artifact [Online; accessed 22-Jan-2023].
- [25] Kazuaki Matsumura, Hamid Reza Zohouri, Mohamed Wahib, Toshio Endo, and Satoshi Matsuoka. 2020. AN5D: automated stencil framework for high-degree temporal blocking on GPUs. In CGO '20: 18th ACM/IEEE International Symposium on Code Generation and Optimization, San Diego, CA, USA, February, 2020. 199–211. https://doi.org/10.1145/3368826.3377904
- [26] Xinxin Mei and Xiaowen Chu. 2016. Dissecting GPU memory hierarchy through microbenchmarking. *IEEE Transactions on Parallel and Distributed Systems* 28, 1 (2016), 72–86.
- [27] Jiayuan Meng and Kevin Skadron. 2009. Performance Modeling and Automatic Ghost Zone Optimization for Iterative Stencil Loops on GPUs. In Proceedings of the 23rd International Conference on Supercomputing (Yorktown Heights, NY, USA) (ICS '09). ACM, New York, NY, USA, 256–265. https://doi.org/10.1145/ 1542275.1542313
- [28] Takayuki Muranushi and Junichiro Makino. 2015. Optimal Temporal Blocking for Stencil Computation. Procedia Computer Science 51 (2015), 1303–1312. https: //doi.org/10.1016/j.procs.2015.05.315 International Conference On Computational Science, ICCS 2015.
- [29] Anthony Nguyen, Nadathur Satish, Jatin Chhugani, Changkyu Kim, and Pradeep Dubey. 2010. 3.5-D blocking optimization for stencil computations on modern CPUs and GPUs. In SC'10: Proceedings of the 2010 ACM/IEEE International Conference for High Performance Computing, Networking, Storage and Analysis. IEEE, 1–13.
- [30] Nvidia. 2022. Inside Kepler. https://www.nvidia.com/content/dam/enzz/Solutions/Data-Center/tesla-product-literature/NVIDIA-Kepler-GK110-GK210-Architecture-Whitepaper.pdf
- [31] Nvidia. 2022. NVIDIA A100 Tensor Core GPU Architecture. https: //www.nvidia.com/content/dam/en-zz/Solutions/Data-Center/nvidia-amperearchitecture-whitepaper.pdf
- [32] Georg Ofenbeck, Ruedi Steinmann, Victoria Caparros, Daniele G Spampinato, and Markus Püschel. 2014. Applying the roofline model. In 2014 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS). IEEE, 76–85.
- [33] Artur Podobas, Kentaro Sano, and Satoshi Matsuoka. 2020. A template-based framework for exploring coarse-grained reconfigurable architectures. In 2020 IEEE 31st International Conference on Application-specific Systems, Architectures and Processors (ASAP). IEEE, 1–8.
- [34] Jonathan Ragan-Kelley, Connelly Barnes, Andrew Adams, Sylvain Paris, Frédo Durand, and Saman Amarasinghe. 2013. Halide: A Language and Compiler for Optimizing Parallelism, Locality, and Recomputation in Image Processing Pipelines. In Proceedings of the 34th ACM SIGPLAN Conference on Programming Language Design and Implementation (Seattle, Washington, USA) (PLDI '13). Association for Computing Machinery, New York, NY, USA, 519–530. https: //doi.org/10.1145/2491956.2462176
- [35] Prashant Rawat, Martin Kong, Tom Henretty, Justin Holewinski, Kevin Stock, Louis-Noël Pouchet, J. Ramanujam, Atanas Rountev, and P. Sadayappan. 2015. SDSLc: A Multi-Target Domain-Specific Compiler for Stencil Computations. In Proceedings of the 5th International Workshop on Domain-Specific Languages and High-Level Frameworks for High Performance Computing (Austin, Texas) (WOLFHPC '15). Association for Computing Machinery, New York, NY, USA, Article 6, 10 pages. https://doi.org/10.1145/2830018.2830025
- [36] Prashant Singh Rawat. 2023. ARTEMIS codebase. https://github.com/pssrawat/ artemis [Online; accessed 22-Jan-2023].
- [37] Prashant Singh Rawat. 2023. STENCILGEN AD/AE. https://github.com/pssrawat/ IEEE2017 [Online; accessed 22-Jan-2023].
- [38] Prashant Singh Rawat, Changwan Hong, Mahesh Ravishankar, Vinod Grover, Louis-Noël Pouchet, and P Sadayappan. 2016. Effective resource management for enhancing performance of 2D and 3D stencils on GPUs. In Proceedings of the 9th Annual Workshop on General Purpose Processing using Graphics Processing Unit. 92–102.
- [39] Prashant Singh Rawat, Fabrice Rastello, Aravind Sukumaran-Rajam, Louis-Noël Pouchet, Atanas Rountev, and P. Sadayappan. 2018. Register Optimizations for Stencils on GPUs. SIGPLAN Not. 53, 1 (Feb. 2018), 168–182. https://doi.org/10. 1145/3200691.3178500

ICS '23, June 21-23, 2023, Orlando, FL, USA

- [40] Prashant Singh Rawat, Miheer Vaidya, Aravind Sukumaran-Rajam, Mahesh Ravishankar, Vinod Grover, Atanas Rountev, Louis-Noël Pouchet, and P Sadayappan. 2018. Domain-specific optimization and generation of high-performance GPU code for stencil computations. *Proc. IEEE* 106, 11 (2018), 1902–1920.
- [41] Prashant Singh Rawat, Miheer Vaidya, Aravind Sukumaran-Rajam, Atanas Rountev, Louis-Noël Pouchet, and P Sadayappan. 2019. On optimizing complex stencils on GPUs. In 2019 IEEE International Parallel and Distributed Processing Symposium (IPDPS). IEEE, 641–652.
- [42] Sameer S Shende and Allen D Malony. 2006. The TAU parallel performance system. The International Journal of High Performance Computing Applications 20, 2 (2006), 287–311.
- [43] Holger Stengel, Jan Treibig, Georg Hager, and Gerhard Wellein. 2015. Quantifying performance bottlenecks of stencil computations using the execution-cachememory model. In Proceedings of the 29th ACM on International Conference on Supercomputing. 207–216.
- [44] Martin Svedin, Steven WD Chien, Gibson Chikafa, Niclas Jansson, and Artur Podobas. 2021. Benchmarking the nvidia gpu lineage: From early k80 to modern a100 with asynchronous memory transfers. In Proceedings of the 11th International Symposium on Highly Efficient Accelerators and Reconfigurable Technologies. 1–6.
- [45] Yuan Tang, Ronghui You, Haibin Kan, Jesmin Jahan Tithi, Pramod Ganapathi, and Rezaul A Chowdhury. 2015. Cache-oblivious wavefront: improving parallelism of recursive dynamic programming algorithms without losing cache-efficiency. In Proceedings of the 20th ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming. 205–214.
- [46] Ben van Werkhoven. 2019. Kernel Tuner: A search-optimizing GPU code autotuner. Future Generation Computer Systems 90 (2019), 347–358. https://doi.org/ 10.1016/j.future.2018.08.004
- [47] Sven Verdoolaege, Juan Carlos Juega, Albert Cohen, Jose Ignacio Gomez, Christian Tenllado, and Francky Catthoor. 2013. Polyhedral parallel code generation for CUDA. ACM Transactions on Architecture and Code Optimization (TACO) 9, 4 (2013), 1–23.
- [48] Vasily Volkov. 2010. Better performance at lower occupancy. In Proceedings of the GPU technology conference, GTC, Vol. 10. San Jose, CA, 16.
- [49] Mohamed Wahib and Naoya Maruyama. 2015. Automated GPU Kernel Transformations in Large-Scale Production Stencil Applications. In Proceedings of the 24th International Symposium on High-Performance Parallel and Distributed Computing (Portland, Oregon, USA) (HPDC '15). Association for Computing Machinery, New York, NY, USA, 259–270. https://doi.org/10.1145/2749246.2749255
- [50] Hasitha Muthumala Waidyasooriya, Yasuhiro Takei, Shunsuke Tatsumi, and Masanori Hariyama. 2016. OpenCL-based FPGA-platform for stencil computation and its optimization methodology. *IEEE Transactions on Parallel and Distributed* Systems 28, 5 (2016), 1390–1402.
- [51] Gerhard Wellein, Georg Hager, Thomas Zeiser, Markus Wittmann, and Holger Fehske. 2009. Efficient temporal blocking for stencil computations by multicoreaware wavefront parallelization. In 2009 33rd Annual IEEE International Computer Software and Applications Conference, Vol. 1. IEEE, 579–586.
- [52] M. Wolfe. 1989. More Iteration Space Tiling. In Proceedings of the 1989 ACM/IEEE Conference on Supercomputing (Reno, Nevada, USA) (Supercomputing '89). ACM, New York, NY, USA, 655–664. https://doi.org/10.1145/76263.76337
- [53] Henry Wong, Misel-Myrto Papadopoulou, Maryam Sadooghi-Alvandi, and Andreas Moshovos. 2010. Demystifying GPU microarchitecture through microbenchmarking. In 2010 IEEE International Symposium on Performance Analysis of Systems & Software (ISPASS). 235–246. https://doi.org/10.1109/ISPASS.2010.5452013
- [54] X. You, H. Yang, Z. Jiang, Z. Luan, and D. Qian. 2021. DRStencil: Exploiting Data Reuse within Low-order Stencil on GPU. In 2021 IEEE 23rd Int Conf on High Performance Computing & Communications; 7th Int Conf on Data Science & Systems; 19th Int Conf on Smart City; 7th Int Conf on Dependability in Sensor, Cloud & Big Data Systems & Application (HPCC/DSS/SmartCity/DependSys). IEEE Computer Society, Los Alamitos, CA, USA, 63–70. https://doi.org/10.1109/HPCC-DSS-SmartCity-DependSys53884.2021.00036
- [55] Liang Yuan, Hang Čao, Yunquan Zhang, Kun Li, Pengqi Lu, and Yue Yue. 2021. Temporal Vectorization for Stencils. In Proceedings of the International Conference for High Performance Computing, Networking, Storage and Analysis (St. Louis, Missouri) (SC '21). Association for Computing Machinery, New York, NY, USA, Article 82, 13 pages. https://doi.org/10.1145/3458817.3476149
- [56] Lingqi Zhang, Mohamed Wahib, Peng Chen, Jintao Meng, Xiao Wang, Toshio Endo, and Satoshi Matsuoka. 2023. PERKS: a Locality-Optimized Execution Model for Iterative Memory-bound GPU Applications. arXiv preprint arXiv:2204.02064 (2023).
- [57] Lingqi Zhang, Mohamed Wahib, Haoyu Zhang, and Satoshi Matsuoka. 2020. A Study of Single and Multi-device Synchronization Methods in Nvidia GPUs. In 2020 IEEE International Parallel and Distributed Processing Symposium (IPDPS). 483–493. https://doi.org/10.1109/IPDPS47924.2020.00057
- [58] Tuowen Zhao, Protonu Basu, Samuel Williams, Mary Hall, and Hans Johansen. 2019. Exploiting reuse and vectorization in blocked stencil computations on CPUs and GPUs. In Proceedings of the International Conference for High Performance Computing, Networking, Storage and Analysis. 1–44.

- [59] Tuowen Zhao, Samuel Williams, Mary Hall, and Hans Johansen. 2018. Delivering Performance-Portable Stencil Computations on CPUs and GPUs Using Bricks. In 2018 IEEE/ACM International Workshop on Performance, Portability and Productivity in HPC (P3HPC). 59–70. https://doi.org/10.1109/P3HPC.2018.00009
- [60] Hamid Reza Zohouri, Artur Podobas, and Satoshi Matsuoka. 2018. Combined Spatial and Temporal Blocking for High-Performance Stencil Computation on FPGAs Using OpenCL. In Proceedings of the 2018 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays (Monterey, CALIFORNIA, USA) (FPGA '18). Association for Computing Machinery, New York, NY, USA, 153–162. https://doi.org/10.1145/3174243.3174248