

Storage-Efficient Representation of Decimal Data

Tien Chi Chen IBM San Jose Research Laboratory and Irving T. Ho IBM Systems Products Division

Usually n decimal digits are represented by 4n bits in computers. Actually, two BCD digits can be compressed optimally and reversibly into 7 bits, and three digits into 10 bits, by a very simple algorithm based on the fixedlength combination of two variable field-length encodings. In over half of the cases the compressed code results from the conventional BCD code by simple removal of redundant 0 bits. A long decimal message can be subdivided into three-digit blocks, and separately compressed; the result differs from the asymptotic minimum length by only 0.34 percent. The hardware requirement is small, and the mappings can be done manually.

Key Words and Phrases: binary-coded decimal digits, decimal data storage

CR Categories: 6.32, 6.34

1. Introduction

Since present-day digital electronics is based on binary signals, it is straightforward to treat computer numbers in the binary notation. Throughout the past quarter-century, binary arithmetic has been widely promoted as the wave of the future.

Nevertheless, the decimal habit, deeply ingrained in the human society for millennia, has proved unshakable. The predominant use of decimal notation for machine input-output is a clear indication that users strongly prefer to stay with decimal arithmetic.

As the cost of hardware continues to decrease, and the cost of programming and debugging continues to increase, the productivity of the human computer user is becoming the overriding concern.

Rather than trying to convert users to think in the binary mode, it now appears vastly more rewarding to equip machines with decimal arithmetic.

The current practice is to deal with users in decimal numbers, yet employ binary arithmetic inside the machines. This is becoming increasingly untenable. First, the radix conversion for nonintegers introduces errors; repeated two-way conversion may even decrease accuracy without limit, as shown by Matula [1].

More alarming, binary algorithms create roundoff situations quite intractable from the viewpoint of decimal arithmetic. The quantity "one-tenth" is easy to express in decimal, yet it is a recurrent binary fraction. The converse, incidentally, does not occur; all finite binary fractions map into finite decimal fractions. This is because the radix 10 contains 2 as a factor.

The question of decimal arithmetic in computers should therefore be reopened. Design convenience should no longer be an issue, nor cost of hardware. The significant hardware issues are operation speed and storage efficiency. This note addresses the latter problem. For a discussion of decimal arithmetic performance see Schmookler and Weinberger [2].

We shall show that three-decimal digits in the standard BCD format can be mapped easily and reversibly into 10 bits, within 0.34% of the maximum allowable efficiency. Likewise two-decimal digits can be mapped into 7 bits, deviating only 5.1% from optimum. The scheme is based on minimum alteration of the BCD bit patterns, and requires no arithmetic, only simple logic, deletions, displacements, and insertions.

2. Storage Efficiency

Four bits are needed to represent a single decimal digit in binary technology; the BCD (binary-coded decimal) scheme is most commonly used, in which the digit A is rendered as a string of 4 bits (*abcd*), such that A = 8a + 4b + 2c + d. Similarly, a pair of decimal digits A,B is rendered as (*abcd*)(*efgh*), and a triplet A,B,C, as (*abcd*)(*efgh*)(*ijkl*), and so on.

CommunicationsJanuary 1975ofVolume 18the ACMNumber 1

Copyright © 1975, Association for Computing Machinery, Inc. General permission to republish, but not for profit, all or part of this material is granted provided that ACM's copyright notice is given and that reference is made to the publication, to its date of issue, and to the fact that reprinting privileges were granted by permission of the Association for Computing Machinery.

Authors' addresses: T.C. Chen, IBM San Jose Research Laboratory, Dept. K54-282, Montery & Cottle Roads, San Jose, CA 95193; I.T. Ho, Dept. 55A IBM Systems Products Division, Hopewell Junction, NY 12533.

The 4-bit-per-digit approach does not economize storage space, as 4 bits can already cover 16 states instead of 10. The relative inefficiency of BCD encoding versus the binary notation is measured by the ratio

$r \equiv 4 \log 2 / \log 10 = 1.20411 \ 99826 \ 55924 \ 78085.$

Thus a space saving of up to 20.4% can be expected with a binary representation.

For *n* decimal digits, the BCD notation would require $N_n = 4n$ bits. Let M_n be the minimum number of bits to convey the same information. Being an integer, M_n is not just N_n/r , but is its "ceiling," that is, the smallest integer no less than N_n/r , symbolized by $M_n = \lceil N_n/r \rceil$. The actual improvement in storage economy is measured by the compression ratio $r_n \equiv N_n/M_n = 4n/\lceil 4n/r \rceil$, which fluctuates with *n*, but tends to r_∞ as the limit for large *n*.

Table I gives the successively higher values of r_n as n varies from 1 to 100,000. We see that $r_2 = 8/7$ is already within 5.1% of r, and the next case $r_3 = 6/5$ is even better, within 0.34%. After these comes r_{31} within 0.02%, then r_{59} within 0.003%. Cases beyond 59 are probably only of academic interest.

A long decimal message can be subdivided into blocks of n bits each, and be "compressed" independently. The compression ratio of 8/7 and 6/5 are already quite attractive. The mapping can be done using radix conversion, but the scheme to be discussed is simpler, faster, and takes less hardware. It can even be done visually by human operators.

3. Fixed-Length Code from Two Variable-Length Encodings

In the BCD notation for a single digit (abcd), 80% of the states (0-7) can be represented by 3 bits, namely (bcd). For the remaining two states (8, 9), 4 bits are commonly employed, but two of these (bc) are predictably 0, and can actually be omitted. We can view the BCD digit to have two parts; the leading bit (a) is a

Table I. Compression of Strings of Decimal Digits

No. deci- mal digits (n)	No. BCD bits (N _n)	Min. no. encoded bits (M _n)	Compression ratio $(r_n = N_n/M_n)$	Relative deviation from asymptotic limit (percent)
1	4	4	1	16.95
2	8	7	1.14285 71429	5.088
3	12	10	1.2	. 3422
31	124	103	1.20388 34951	.01964
59	236	196	1.20408 16327	.003185
205	820	681	1.20411 16001	7.0×10^{-6}
351	1404	1166	1.20411 66381	2.7×10^{-6}
497	1988	1651	1.20411 87159	1.1×10^{-6}
643	2572	2136	1.20411 98502	1.1×10^{-7}
4647	18588	15437	1.20411 99715	9.3×10^{-9}
8651	34604	28738	1.20411 99805	1.8 × 10 ⁻⁹
21306	85224	70777	1.20411 99824 8	1.5×10^{-10}
97879	391516	325147	1.20411 99826 54	1.6×10^{-12}
80	80	~	1.20411 99826 55925	0

magnitude indicator, a = 1 if and only if the digit is "large," with a value of 8 or higher. The second part, (bcd) for small digits and (d) alone for large ones, gives the detailed value.

By simply dropping the redundant 0 bits in a BCD message, a condensed code naturally results. The magnitude indicator for each digit serves also as length indicator for each digit. This code is unambiguous and reversible, but only moderately efficient; the compression ratio is 10/9 = 1.11.

Variable-length messages are difficult to decode, are highly sensitive to errors, and have an uncertain storage requirement. The scheme above is not really recommended. Further, we wish to use fewer than 3.6 bits per digit.

A more desirable encoding can result from the combination of two fields. One of these is an "indicator" field, showing the location of the large digits, if any. It is a recoding of the collection of n indicator bits. The other is a "detail" field, which in conjunction with the indicator field will give the actual value of the digits. To reduce the encoding effort, the detail field is just an arrangement of the "detail value" bits of the individual BCD digits.

There are 2^n possible indicator states, ranging from "all large" to "all small." The corresponding detail fields vary in length, from *n* bits to 3n bits. To produce a combined fixed length encoding, the indicator field must have compensating variable length, with shorter encoding for the more common smaller magnitudes.

This suggests Huffman encoding [3] for the indicator field, which also guarantees the shortest average length. As is well known, the bit pattern in Huffman encoding is not unique; given one Huffman code, one can obtain another by interchanging 0's and 1's in any column. The extra freedom available will be exploited to simplify the encoding process and preserve salient features of the BCD notation.

4. Compressing Two BCD Digits into 7 Bits

For a pair of decimal BCD digits A,B = (abcd)(efgh), the indicator bits (a,e) provide four indicator states, namely:

(1) $a,e = 0,0$:	both digits small; occurrence 64%,
	detail part has 6 bits (bcdfgh).
(2) $a,e = 1,0$:	A alone is large; occurrence 16%;
	detail part has 4 bits (d/gh).
(3) $a,e = 0,1$:	B alone is large; occurrence 16%;
	detail part has 4 bits (bcdh).
(4) $a,e = 1,1$:	both digits large; occurrence 4%;
	detail part has 2 bits (dh).

Applying the principles of Huffman encoding, the indicator field lengths are 1, 2, 3, and 3, respectively. The combination with the proper detail field, with suitable fill-ins, yields a code with the fixed length of 7 bits, which is the best possible from two-decimal digits.

Communications	January 1975
of	Volume 18
the ACM	Number 1

A reasonable scheme is given in Figure 1, where the result bits are called (*pqrstuv*).

The scheme is easily mastered by human users, as follows:

Encoding: pqrstuvw	= abcdfgh	if $e = 0$	(80%)
	$= 11\bar{a}dbch$	otherwise.	
Decoding: abcdefgh	= pqrs0tuv	if $p \cdot q = 0$	(80%)
	$= \bar{r}tus100v$	otherwise.	

Other 7-bit mappings can be similarly constructed; but the ones here are distinguished by the following features. (1) There is no arithmetic action, only permutation, deletions, and insertions. (2) Only 2-bits (a,e) are examined to determine the encoding. (3) For 80% of the cases (namely small B), there is no significant change in the BCD bit pattern, only the omission of a 0 bit. (4) The bits (d, h) are mapped into fixed positions. (5) The parity of the original BCD digits is preserved, and need not be generated separately.

The expansion back to the 8-bit BCD notation is easily done, as seen in Figure 2. The Boolean logic for the mapping and remapping is given in Table II.

Fig. 1. The compression of two BCD digits (abcd)(efgh) into 7 bits (pqrstuv). The parity is conserved. The scheme works even if c = 1in all cases.

a	e		Р	q	r	s	t	u	v	Remarks
0	0		0	ь	с	d	f	8	h	
1	0		1.	0] c	б	f	g	h	b≖0
0	1	}	1	1	1 j	đ	ь	с	h	tu=bc
1	1		1	1	0	đ	Ъ	с	h	tu=bc, b=0,
field										

Fig. 2. The expansion back to two BCD digits

. p	q	r	a	ь	с	Ġ	e	î	ደ	հ	Reporks
0	q	r	0	q	r	s	0	t	u	v	
1	()	r	1	q	r	s	0	t	u	v	q≈()
1	1	1	Û	t	u	5	1	0	0	v	
1	1.	0	1	t	u	s	1	0	9		z=0

Table II. Boolean Logic in the two-digit, 7-bit I	Mapping
---	---------

(a)	Compression into 7 bits $(pqrstuv)$ p = a + e q = b + e	(b)	Decompression into 8 bits in BCD format (abcd)(efgh) $a = p(\bar{q} + \bar{r})$
	$r = c\bar{e} + \bar{a}e$		$b = q(\bar{p} + t)$
	s = d		$c = r(\bar{p} + \bar{q}) + pqu$
	$t = f\bar{e} + be$		d = s
	$u = g\bar{e} + ce$		e = pq
	v = h		$f = t(\bar{p} + \bar{q})$
			$g = u(\bar{p} + \bar{q})$
			h = v

Incidentally, one can allow A to count up to 11, and our mapping scheme remains valid. The bit (c) is allowed to be 0 or 1 in all four magnitude cases, and the same 7-bit encoding can cover 120 "BCD" states correctly and reversibly.

5. Compressing Three BCD Digits into 10 Bits

The same principle of Huffman encoding applies to the three-digit mapping problem. There are $2^3 = 8$ cases to consider, subdivided into four indicator groups; Huffman encoding is again used, based on the 3 indicator bits (a,e,i).

- (1) All digits are small (51.2%);
 - encoded by (0).
- (2) One digit is large (38.4%); encoded by (100), (101), (110).
- (3) Two digits are large (9.6%); encoded by (11100), (11101), (11110).
- (4) All digits are large (0.8%);

encoded by (11111).

The first three groups, with indicator field lengths of 1, 3, and 5 bits, respectively, mesh neatly with the corresponding detail field lengths (9, 7, 5) to yield a total code length of 10 bits. Only the last group shows a slight redundancy, where a total of 5 + 3 = 8 bits are padded into 10 bits also.

Again the encoding is not unique. The scheme shown in Figure 3 breaks the indicator field into two parts, to emphasize similarity to the original BCD encoding. The result bits are (*pqrstuvwxy*), with (s,v,y) always standing for (d,h,l) of the BCD digits.

We note again, there is no arithmetic, only shifts, deletions, and insertions, based on the testing of 3 bits (a,e,i). The two cases with $e_i = 0.0$ (combined probability 64%) are obtained from the BCD notation by simple deletion. Unlike the two-digit case above, there is no uniform parity preservation. The compression ratio is 12/10 = 6/5 = 1.2, within 0.34% of the asymptotic limit r.

The reverse mapping is shown in Figure 4. The Boolean logic for the transformations is given in Table III. The mapping algorithm suitable for human use is given in Table IV.

Incidentally, there is an earlier three-digit to 10-bit compression scheme by Hertz [4], which subdivides a

Fig. 3. The compression of three BCD digits (abcd)(efgh)(ikjl) into 10 bits (pqrstuvwxy)

$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	a	e	1	Р	Ą	r	s	t	u	v	w	x	у	Remarks
0 1 0 1 0 1 d b c h j k l tuwx = bcj	1 0 0 1 1	0 1	0 0 1 1 1 0		1 1 1 1	1 1 1 1	2 d d d d d	ь _f_ [0	c -8 0 1	h h h h h h h	b b f 13	k k c c g k	2 2 2 2 2 2 2	wx = fg wx = jk

(indicator field)

Communications	
of	
the ACM	

January 1975 Volume 18 Number 1

Table III. Boolean Logic in the three-digit, 10-bit Mapping

(a) Compression into bits (pqrstuvwxy) p = a + e + i $a = b\overline{e} + i + ae$ $r = c\overline{i} + e + a\overline{i}$ s = d $t = ae + f(\bar{a} + \bar{i}) + be\bar{i}$ $u = ai + cei + g\bar{e}$ v = hw = j + bi + faix = k + ci + gaiy = l(b) Decompression into 12 bits in BCD format (abcd)(efgh)-(ijkl) $a = p\bar{q}\bar{r} + pqr(t+u)$ $b = q\bar{p} + t p\bar{q}r + wq(\bar{r} + t\bar{u})$ $c = r(\bar{p} + \bar{q}u) + xpq(\bar{r} + i\bar{u})$ d = s $e = pr(\bar{q} + \bar{u} + t)$ $f = t(\vec{p} + \vec{r}) + pqr \tilde{l}uw$ $g = u(\bar{p} + \bar{r}) + pqr\bar{t}ux$ h = v $i = pq(\bar{r} + \dot{t} + u)$ $j = w(\bar{p} + \bar{q} + rt)$ $k = x(\bar{p} + \bar{q} + rt)$ l = v

Table IV. Algorithms for Mapping Between Three BCD Digits and 10 Bits

(a) Encoding of (*abcd*)(*efg*₁)(*ijkl*) into (*pqrstuvwxy*)

```
If e,i = 0,0 (64% occurrence)
```

(b) Decoding back into three BCD digits

If p = 0, or q, r = 0, 0 (64% occurrence)

then	abcdef	ghijk 🕯 =	qrs0tuv0	wxy
else if q'r = 0, or	q,r,t,u = 1	1 0 0 (28.8%)		
then	abcdef	ghijkl =	0 0 s r 0 0 v q	00y
and	if q,r = 0,1	then add	tu	wx.
		else add	wxtu	
else	abcdef	ghijkt=	0 0 s t 0 0 v u	0 0 y
and	if t = 0	then add	w x	
		else add		wx.

digit into three categories (< 8, = 8, = 9), and the threedigit combination receives $3^3 = 27$ subdivisions. The mappings are correspondingly more complicated.

6. Conclusion

We have demonstrated that the conventional BCD digits can be compressed by simple algorithms into fixed-length codes, two or three digits at a time, to achieve a storage efficiency up to within 0.34% of the asymptotic maximum. The scheme, based on the meshing of two variable-length fields, involves minimum alteration of the original BCD code; in over half of the cases, the condensed code is obtained by dropping redundant 0 bits from the BCD counterpart.

The mapping hardware is simple and fast; its cost, in

Fig. 4. The decompression back to three BCD digits.

Р	q	r	t	ս		а	ь	с	d	e	f	g	h	í	ţ	k	٤	Remarks
1 1 1 1 1	0 0 1 1 1 1	0 1 0 1 1 1	t t t 0 0 1	u u 0 1 0		1 0 0 1 1	q 0 t ¥ ¥ 0 0 0	0 u x 0 0	5 5 5 5 5 5 5	0 1 0 1 0 1	t o t o v o	u o u O x O	v v v v v	0 0 1 1 1 0	¥ ¥ O O O ¥	x 0 0 x	у у у у у у	aci = 000 aci = 100, fgjk - tuwx aci = 010, bcjk = tuwx aci = 011, fgc = tuwx aci = 011, fgc = tuwx aci = 101, fg = wx aci = 110, jk = wx aci = 111

this era of large scale integration, is small. It is feasible to put the compression/decompression mechanism at the interface between the arithmetic unit, which may require the expanded BCD format, and the memories, especially the low-speed file storage, where information tends to remain for long durations. The compressed storage will mean a saving of 20%. The transformation can even be done visually, with a little practice; this fact should be useful in debugging.

We have thus shown that storage efficiency is no longer a serious disadvantage of decimal machines. Schmookler and Weinberger [2], on the other hand, had already shown that efficient decimal adder units can be constructed at a small added cost in hardware. Perhaps the final hurdle confronting decimal machines is not hardware, but the dearth of error analyses of decimal algorithms; this should interest numerical analysts.

Acknowledgments. One of us (T.C. Chen) is indebted to Joseph D. Rutledge and John C. McPherson for stimulating discussions.

Received April 1974

References

 Matula, D.W. A formalization of floating-point numeric base conversion. *IEEE Trans. Computers C-19* (Aug. 1970), 681-692.
Schmookler, M.S., and Weinberger, A.W. High speed decimal addition. *IEEE Trans. Computers C-20* (Aug. 1971), 862-867.
Huffman, D.A. A method for the construction of minimum redundancy codes. *Proc. IRE 40* (Sept. 1952), 1098-1101.
Hertz, T.M. System for the compact storage of decimal numbers. U.S. Patent 3,618,047, Nov. 2, 1971.

Communications of the ACM January 1975 Volume 18 Number 1