



Physical Design Challenges for Automotive ASICs

Goeran Jerke

Robert Bosch GmbH, ME/PJ-CE
Tübinger Strasse 123, 72760 Reutlingen, Germany
goeran.jerke@de.bosch.com

ABSTRACT

The design of automotive ASICs faces several key challenges that mainly arise from the harsh environmental operating conditions, specific functional loads, cost pressure, safety requirements, and the steady progress of the automotive-grade semiconductor technologies that are unique to automotive applications.

The talk first highlights these key differences between the design approaches for automotive and non-automotive ASIC designs. It also addresses why automotive ASIC designs prefer larger and more mature nodes compared to leading-edge non-automotive ASIC designs. In addition, the talk introduces several automotive-specific physical design problems and essential solutions for design implementation, direct-verification and meta-verification to address them. Finally, the talk provides an outlook of several related and yet-unsolved challenges in the physical design domain.

CCS Concepts/ACM Classifiers

Hardware → Integrated circuits

Author Keywords

ASIC; automotive; design meta-verification; physical design; physical verification; reliability

BIOGRAPHY

From 1992-2000, Goeran Jerke studied Electrical Engineering at the Dresden University of Technology in Dresden, Germany. He joined Bosch Semiconductor in 2000, where he was developing solutions for analog routing, incl. the very first full-chip EMIR verification and physical design solutions for automotive ASIC production design flows. Later-on he developed production-proven solutions for constraint-driven design, module design, and he contributed to the evolution of parameterized cells for many novel (and unusual) use cases in several semiconductor application fields. Since several years, he oversees automotive-

grade design flow developments for advanced node and advanced ASIC-/SiP-package co-designs. Furthermore, he is currently developing novel solutions for the mission-profile aware design of electronic applications, and he is leading a related international standardization activity at IEC TC56.

Goeran received the German EDA Achievement Award in 2005 for his work on Electromigration-aware design methodologies.



REFERENCES

- [1] Jerke, G., Lienig, J.: Constraint-driven Design — The Next Step Towards Analog Design Automation. Proc. of the Int. Symposium on Physical Design (ISPD'09), pp. 75-82, 2009. <https://doi.org/10.1145/1514932.1514952>
- [2] Jerke, G., Lienig, J., Scheible, J.: Reliability-Driven Layout Decomposition for Electromigration Failure Avoidance in Complex Mixed-Signal IC Designs. Proc. of the Design Automation Conference (DAC'04), pp. 181-184, 2004. <https://doi.org/10.1145/996566.996618>
- [3] Jerke, G., Kahng, A.: Mission Profile Aware Design - A Case Study, Proc. Design Automation and Test in Europe (DATE'14), Dresden, Germany, 2014. <https://doi.org/10.7873/DATE.2014.077>



This work is licensed under a Creative Commons
Attribution International 4.0 License.

ISPD '24, March 12–15, 2024, Taipei, Taiwan
© 2024 Copyright is held by the owner/author(s).
ACM ISBN 979-8-4007-0417-8/24/03.
<https://doi.org/10.1145/3626184.3638039>