Volkan Kursun
ABSTRACT
A low swing domino logic technique is proposed to decrease power consumption without sacrificing noise immunity. With the proposed low swing domino logic circuit technique, active power consumption is reduced by up to 9.4% while improving the noise immunity by 2.6% as compared to standard domino logic circuits. It is also shown that by applying a low swing contention reduction technique, the power savings can be further increased by 6.7% while the delay can be improved by 8.6%. A simple and efficient dual threshold voltage (dual-Vt) circuit technique that incorporates low swing signals is also proposed. It is shown that the proposed dual-Vt technique reduces the standby leakage current by approximately 235 times while offering enhanced delay characteristics as compared to a standard low threshold voltage implementation.
- 1.S. Borkar, "Low Power Design Challenges for the Decade," Proceedings of the IEEE/ACM Design Automation Conference, pp. 293-296, June 2001. Google Scholar
Digital Library
- 2.P. Srivastava, A. Pua, and L. Welch, "Issues in the Design of Domino Logic Circuits," Proceedings of the IEEE Great Lakes Symposium on VLSI, pp. 108-112, February 1998. Google ScholarDigital Library
- 3.S. Rusu and G. Singer, "The First IA-64 Microprocessor," IEEE Journal of Solid-State Circuits, Vol. 35, No. 11, pp. 1539-1544, November 2000.Google ScholarCross Ref
- 4.P. E. Gronowski et al., "High-Performance Microprocessor Design," IEEE Journal of Solid-State Circuits, Vol. 33, No. 5, pp. 676-686, May 1998.Google ScholarCross Ref
- 5.K. J. Nowka and T. Galambos, "Circuit Design Techniques for a Gigahertz Integer Microprocessor," Proceedings of the IEEE International Conference on Computer Design: VLSI in Computers and Processors, pp. 11-16, October 1998. Google ScholarDigital Library
- 6.J. Silberman et al., "A 1.0-GHz Single-Issue 64-Bit PowerPC Integer Processor," IEEE Journal of Solid-State Circuits, Vol. 33, No. 11, pp. 1600-1608, November 1998.Google ScholarCross Ref
- 7.G. Balamurugan and N. R. Shanbhag, "Energy-efficient Dynamic Circuit Design in the Presence of Crosstalk Noise," Proceedings of the IEEE International Symposium on Low Power Electronics and Design, pp. 24-29, August 1999. Google ScholarDigital Library
- 8.A. Rjoub, O. Koufopavlou, and S. Nikolaidis, "Low-Power/ Low Swing Domino CMOS Logic," Proceedings of the IEEE International Symposium on Circuits and Systems, Vol. 2, pp. 13-16, May 1998.Google Scholar
- 9.S. Shieh, J. Wang, and Y. Yeh, "A Contention-Alleviated Static Keeper For High-Performance Domino Logic Circuits," Proceedings of the IEEE International Conference on Electronics, Circuits, and Systems, Vol. 2, pp. 707-710, September 2001.Google Scholar
- 10.J. T. Kao and A. Chandrakasan, "Dual-Threshold Voltage Techniques for Low-Power Digital Circuits," IEEE Journal of Solid-State Circuits, Vol. 35, No. 7, pp. 1009-1018, July 2000.Google ScholarCross Ref
- 11.M. W. Allam, M. H. Anis, and M. I. Elmasry, "High-Speed Dynamic Logic Styles for Scaled-Down CMOS and MTCMOS Technologies," Proceedings of the IEEE International Symposium on Low Power Electronics and Design, pp. 155-160, July 2000. Google ScholarDigital Library
- 12.S. Jung, S. Yoo, K. Kim, and S. Kang, "Skew-Tolerant High- Speed (STHS) Domino Logic," Proceedings of the IEEE International Symposium on Circuits and Systems, Vol. 4, pp. 154-157, May 2001.Google Scholar
- 13.V. Kursun, R. M. Secareanu, and E. G. Friedman, "CMOS Voltage Interface Circuit for Low Power Systems," Proceedings of the IEEE International Symposium on Circuits and Systems, May 2002.Google Scholar
- 14.S. Mutoh et al., "1-V Power Supply High-Speed Digital Circuit Technology with Multithreshold-Voltage CMOS," IEEE Journal of Solid-State Circuits, Vol. 30, No. 8, pp. 847-854, August 1995.Google ScholarCross Ref
Index Terms
- Low swing dual threshold voltage domino logic
Recommendations
Robust Dynamic Node Low Voltage Swing Domino Logic with Multiple Threshold Voltages
ISQED '06: Proceedings of the 7th International Symposium on Quality Electronic DesignA new low voltage swing circuit technique based on a dual threshold voltage CMOS technology is presented in this paper for simultaneously reducing active and standby mode power consumption and enhancing evaluation speed and noise immunity in domino ...
Dual threshold voltage and sleep switch dual threshold voltage DOIND approach for leakage reduction in domino logic circuits
Subthreshold leakage current becomes the major component of total power dissipation as scaling down the feature size. In this paper, two new circuit techniques are proposed for reducing the subthreshold leakage power consumption in domino logic circuit. ...
Sleep switch dual threshold voltage domino logic with reduced standby leakage current
A circuit technique is presented for reducing the subthreshold leakage energy consumption of domino logic circuits. Sleep switch transistors are proposed to place an idle dual threshold voltage domino logic circuit into a low leakage state. The circuit ...
Comments