Paul I Pénzes
ABSTRACT
In this paper we introduce an energy-delay efficiency metric that captures any trade-off between the energy and the delay of the computation.We apply this new concept to the parallel and sequential composition of circuits in general and in particular to circuits optimized through transistor sizing. We bound the delay and energy of the optimized circuit and we give necessary and sufficient conditions under which these bounds are reached. We also give necessary and sufficient conditions under which subcomponents of a design can be optimized independently so as to yield global optimum when recomposed.We demonstrate the utility of a minimum-energy function to capture high level compositional properties of circuits. The use of this minimum-energy function yields practical insight into ways of improving the overall energy-delay efficiency of circuits.
- 1.Alain J. Martin. Towards an Energy Complexity of Computation. Information Processing Letters, 77, 2001. Google Scholar
Digital Library
- 2.R. Gonzalez and M. Horowitz. Supply and threshold voltage scaling for low power CMOS. IEEE Journal of Solid-State Circuits, August 1997.Google Scholar
- 3.Paul I. Penzes and Alain Martin. Global and Local Properties of Asynchronous Circuits Optimized for Energy Efficiency. IEEE Workshop on Power Management for Real-time and Embedded Systems, Taipei, Taiwan, May 29th, 2001.Google Scholar
- 4.Alain Martin, Mika Nystr. om, Paul I. Penzes. ET 2: A Metric for Time and Energy Efficiency of Computation. Power-Aware Computing, Kluwer Academic/Plenum Publishers, 2002 Google ScholarDigital Library
- 5.Paul I. Penzes. Energy-delay Efficiency of Asynchronous Circuits, Ph.D. Thesis (in preparation), California Institute of Technology, 2002. Google ScholarDigital Library
- 6.Jose A. Tierno. An Energy-Complexity Model for VLSI Computations, Ph.D. Thesis, California Institute of Technology, 1995. Google ScholarDigital Library
- 7.Anantha P. Chandrakasan, Robert W. Brodersen Low Power Digital CMOS Design Kluwer Academic Publishers, 1995 Google ScholarDigital Library
Index Terms
- Energy-delay efficiency of VLSI computations
Recommendations
Transistor sizing of energy-delay--efficient circuits
TAU '02: Proceedings of the 8th ACM/IEEE international workshop on Timing issues in the specification and synthesis of digital systemsThis paper studies the problem of transistor sizing of CMOS circuits optimized for energy-delay efficiency, i.e., for optimal Etn where E is the energy consumption and t is the delay of the circuit, while n is a fixed positive optimization index that ...
Power-delay characteristics of CMOS adders
An approach to designing CMOS adders for both high speed and low power is presented by analyzing the performance of three types of adders-linear time adders, logN time adders and constant time adders. The representative adders used are a ripple carry ...
Comments