Cyriel Minkenberg
Abstract
Addressing the ever growing capacity demand for packet switches, current research focuses on scheduling algorithms or buffer bandwidth reductions. Although these topics remain relevant, our position is that the primary design focus for systems beyond 1 Tb/s must be shifted to aspects resulting from packaging disruptions. Based on trends such as increased link rates and improved CMOS technologies, we derive new design factors for such switch fabrics. For instance, we argue that the packet round-trip transmission time within the fabric has become a major design parameter. Furthermore, we observe that high-speed fabrics have become extremely dependent on serial I/O technology that is both high speed and high density. Finally, we conclude that in developing the architecture, packaging constraints must be put first and not as an afterthought, which also applies to solving the tremendous power consumption challenges.
- A.G. Wassal and M.A. Hasan, "Low-Power System-Level Design of VLSI Packet Switching Fabrics," IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems, vol. 20, no. 6, Jun. 2001, pp. 723--738. Google Scholar
Digital Library
- http://www.telcordia.com, "Network Equipment-Building System (NEBS) Requirements: Physical Protection," GR-63-CORE.Google Scholar
- http://www.telcordia.com, "Electromagnetic Compatibility & Electrical Safety," GR-1089-CORE.Google Scholar
- J. Bolaria and B. Wheeler, "A Guide To Switch Fabrics," Feb. 2002, The Linley Group.Google Scholar
- H.B. Bakoglu, "Circuits, Interconnections, and Packaging for VLSI," Addison-Wesley Pub. Co., Reading, MA, 1990.Google Scholar
- http://www.npforum.orgGoogle Scholar
- H.T. Kung and A. Chapman, "The FCVC (Flow Controlled Virtual Channel) Proposal for ATM Networks," in Proc. Int. Conf. Network Protocols, San Francisco, CA, Oct. 1993, pp. 116--127.Google Scholar
- C.M. Özveren, R. Simcoe, and G. Varghese, "Reliable and Efficient Hop-by-Hop Flow Control," IEEE J. Sel. Areas Commun., vol. 13, no. 4, May 1993, pp. 642--650.Google ScholarDigital Library
- McKeown, N., "The iSLIP Scheduling Algorithm for Input-Queued Switches," IEEE/ACM Trans. Networking, vol. 7, no. 2, Apr. 1999, pp. 188--201. Google ScholarDigital Library
- I. Stoica and H. Zhang, "Exact Emulation of an Output Queueing Switch by a Combined Input Output Queueing Switch," in Proc. 6th IEEE/IFIP IWQoS '98, Napa Valley, CA, May 1998, pp. 218--224.Google Scholar
- S.-T. Chuang, A. Goel, N. McKeown and B. Prabhakar, "Matching Output Queueing with a Combined Input Output Queued Switch," IEEE J. Sel. Areas Commun., vol. 17, no. 6, Jun. 1999, pp. 1030--1039. Google ScholarDigital Library
- J.G. Dai and B. Prabhakar, "The Throughput of Data Switches with and without Speedup," in Proc. INFOCOM 2000, Tel Aviv, Israel, Mar. 2000, vol. 2, pp. 556--564.Google Scholar
Index Terms
- Current issues in packet switch design
Recommendations
The impact of bursty traffic on FPCF packet switch performance
This paper analyses and compares the performance of forward planning conflict-free (FPCF), virtual output queuing-partitioned (VOQ-P) and virtual output queuing-shared (VOQ-S) packet switches. The influence of packet burst size, offered switch load and ...
Bounded-Reorder Packet Scheduling in Optical Cut-Through Switch
The recently proposed optical cut-through (OpCut) switch holds a great potential in achieving high energy efficiency, as it allows optical packets to cut through the switch in optical domain whenever possible, which avoids power-hungry O/E/O conversion. ...
A parallel packet switch with multiplexors containing virtual input queues
A packet switch with parallel switching planes is a parallel packet switch (PPS). A PPS can scale-up to faster line speeds than can a single-plane switch. It is an open problem to design a PPS that is feasible to implement using existing low-cost ...
Comments