skip to main content
10.1145/775832.775835acmconferencesArticle/Chapter ViewAbstractPublication PagesdacConference Proceedingsconference-collections
Article

Verification strategy for integration 3G baseband SoC

Published:02 June 2003Publication History

ABSTRACT

The verification strategy of the second generation Motorola tri-processors baseband chip for the 3G wireless phone market is presented. The next generation of wireless phones supports multiple wireless protocols, high data bandwidth and a full range of multi-media applications running on an open OS. The baseband chip provides the integrated processing platform for such terminals. Baseband chips are among the most complex System on Chip (SoC) of this industry.The verification strategy to integrate such highly complex SoC is multi-fold and adaptive: hierarchical across the different abstraction levels with special emphasis on verification corners related to the abstraction level.The SoC architecture validation and optimization step should occur very early-on in the design cycle but require high level modeling methodology to capture the complete hardware and mission critical use cases and deliver quantitative data on the architecture. Adaptive verification scenarios are discussed across the abstraction levels and the SoC hierarchy, from stand-alone IP verification, through sub platforms and to the SoC level. A collection of metrics are presented and illustrate the efforts required to verify such complex SoC. We conclude with proposals and opportunities to enhance the SoC verification strategies based on the lessons learned.

References

  1. A design environment for heterogeneous hardware/software systems, K.V. Rompaey D. Verkest I. Bolsens and H.D. Man CoWare, In Proc. European Design Automation Conf., Sept. 1996 Google ScholarGoogle ScholarDigital LibraryDigital Library
  2. SPW, Home page, http://www.cadence.com/products/spwlibraries.htmlGoogle ScholarGoogle Scholar
  3. Synopsis CoCentric System Studio, Home page, http://www.synopsis.com/products/cocentric_studio/cocentric_studio.htmlGoogle ScholarGoogle Scholar
  4. Mentor Graphics Seamless CVE, Home page, http://www.mentorg.com/seamless/.Google ScholarGoogle Scholar
  5. Architecture Analyzer, ArchAn, User manual version 3.0, Motorola internal tool, Feb 2002Google ScholarGoogle Scholar
  6. High-level Architectural Co-Simulation Using Esterel and C, A. Chatelain, G. Placido, A. LaRosa, Y. Mathys, L. Lavagno, CODES01, Copenhagen, 2001Google ScholarGoogle Scholar
  7. Level 1 Modeling of UMTS Services Using High-level Architectural Co-Simulation using Esterel and C, Dr. P. Renard, G. Placido, A. Chatelain, Y. Mathys, SMS (Motorola internal conference), Chicago, 2002Google ScholarGoogle Scholar
  8. Panama, User manual version 1.6, Motorola internal tool, Feb 2003Google ScholarGoogle Scholar
  9. Panama: System-Level Performance & Power Architecture Analysis Tool, M. Silbermintz, A. Sahar, S. ShemTov, L. Sverdlov, I. Algor, H. Miller, E. Weisberger, S3S (Motorola internal conference), Chicago, 2003Google ScholarGoogle Scholar
  10. The use of a virtual instruction set for software synthesis of hw/sw embedded systems, D. Sciuto M. Vincenzi A. Balboni W. Fornaciari. International Symposium on System Synthesis. Google ScholarGoogle ScholarDigital LibraryDigital Library
  11. Efficient Software performance estimation methods for Hardware/Software codesign, K. Suzuki and A. Sangiovanni-Vincentelli. In Proc. Design Automation Conf., pages 605--610, Jun. 1996 Google ScholarGoogle ScholarDigital LibraryDigital Library
  12. Synopsis Vera, Home page, http://www.synopsis.com/products/vera/vera.htmlGoogle ScholarGoogle Scholar
  13. Verisity Specman Elite, Home page, http://www.verisity.com/products/specman.htmlGoogle ScholarGoogle Scholar

Index Terms

  1. Verification strategy for integration 3G baseband SoC

          Recommendations

          Comments

          Login options

          Check if you have access through your login credentials or your institution to get full access on this article.

          Sign in
          • Published in

            cover image ACM Conferences
            DAC '03: Proceedings of the 40th annual Design Automation Conference
            June 2003
            1014 pages
            ISBN:1581136889
            DOI:10.1145/775832

            Copyright © 2003 ACM

            Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

            Publisher

            Association for Computing Machinery

            New York, NY, United States

            Publication History

            • Published: 2 June 2003

            Permissions

            Request permissions about this article.

            Request Permissions

            Check for updates

            Qualifiers

            • Article

            Acceptance Rates

            DAC '03 Paper Acceptance Rate152of628submissions,24%Overall Acceptance Rate1,770of5,499submissions,32%

            Upcoming Conference

            DAC '24
            61st ACM/IEEE Design Automation Conference
            June 23 - 27, 2024
            San Francisco , CA , USA

          PDF Format

          View or Download as a PDF file.

          PDF

          eReader

          View online with eReader.

          eReader