ABSTRACT
The verification strategy of the second generation Motorola tri-processors baseband chip for the 3G wireless phone market is presented. The next generation of wireless phones supports multiple wireless protocols, high data bandwidth and a full range of multi-media applications running on an open OS. The baseband chip provides the integrated processing platform for such terminals. Baseband chips are among the most complex System on Chip (SoC) of this industry.The verification strategy to integrate such highly complex SoC is multi-fold and adaptive: hierarchical across the different abstraction levels with special emphasis on verification corners related to the abstraction level.The SoC architecture validation and optimization step should occur very early-on in the design cycle but require high level modeling methodology to capture the complete hardware and mission critical use cases and deliver quantitative data on the architecture. Adaptive verification scenarios are discussed across the abstraction levels and the SoC hierarchy, from stand-alone IP verification, through sub platforms and to the SoC level. A collection of metrics are presented and illustrate the efforts required to verify such complex SoC. We conclude with proposals and opportunities to enhance the SoC verification strategies based on the lessons learned.
- A design environment for heterogeneous hardware/software systems, K.V. Rompaey D. Verkest I. Bolsens and H.D. Man CoWare, In Proc. European Design Automation Conf., Sept. 1996 Google ScholarDigital Library
- SPW, Home page, http://www.cadence.com/products/spwlibraries.htmlGoogle Scholar
- Synopsis CoCentric System Studio, Home page, http://www.synopsis.com/products/cocentric_studio/cocentric_studio.htmlGoogle Scholar
- Mentor Graphics Seamless CVE, Home page, http://www.mentorg.com/seamless/.Google Scholar
- Architecture Analyzer, ArchAn, User manual version 3.0, Motorola internal tool, Feb 2002Google Scholar
- High-level Architectural Co-Simulation Using Esterel and C, A. Chatelain, G. Placido, A. LaRosa, Y. Mathys, L. Lavagno, CODES01, Copenhagen, 2001Google Scholar
- Level 1 Modeling of UMTS Services Using High-level Architectural Co-Simulation using Esterel and C, Dr. P. Renard, G. Placido, A. Chatelain, Y. Mathys, SMS (Motorola internal conference), Chicago, 2002Google Scholar
- Panama, User manual version 1.6, Motorola internal tool, Feb 2003Google Scholar
- Panama: System-Level Performance & Power Architecture Analysis Tool, M. Silbermintz, A. Sahar, S. ShemTov, L. Sverdlov, I. Algor, H. Miller, E. Weisberger, S3S (Motorola internal conference), Chicago, 2003Google Scholar
- The use of a virtual instruction set for software synthesis of hw/sw embedded systems, D. Sciuto M. Vincenzi A. Balboni W. Fornaciari. International Symposium on System Synthesis. Google ScholarDigital Library
- Efficient Software performance estimation methods for Hardware/Software codesign, K. Suzuki and A. Sangiovanni-Vincentelli. In Proc. Design Automation Conf., pages 605--610, Jun. 1996 Google ScholarDigital Library
- Synopsis Vera, Home page, http://www.synopsis.com/products/vera/vera.htmlGoogle Scholar
- Verisity Specman Elite, Home page, http://www.verisity.com/products/specman.htmlGoogle Scholar
Index Terms
- Verification strategy for integration 3G baseband SoC
Recommendations
Verification of IP-Core Based SoC's
ISQED '08: Proceedings of the 9th international symposium on Quality Electronic DesignWith rapid strides in Semiconductor processing technologies, the density of transistors on the die is increasing in line with Moore’s law which in turn is increasing the complexity of the whole SoC design. With manufacturing yield and time-to-market ...
Automated bus generation for multiprocessor SoC design
The performance of a multiprocessor system heavily depends upon the efficiency of its bus architecture. This paper presents a methodology to generate a custom bus system for a multiprocessor system-on-a-chip (SoC). Our bus-synthesis tool, which we call ...
Design and implementation of Performance Analysis Unit (PAU) for AXI-based multi-core System on Chip (SOC)
With the rapid development of semiconductor technology, more complicated systems have been integrated into single chips. However, system performance is not increased in proportion to the gate-count of the system. This is mainly because the optimized ...
Comments