Charles J. Alpert
Frank Liu
ABSTRACT
For optimizations like physical synthesis and static timing analysis, efficient interconnect delay and slew computation is critical. Since one cannot often afford to run AWE[12], constant time solutions are required. This work presents the first complete solution to closed form formulae for both delay and slew. Our metrics are derived from matching circuit moments to the lognormal distribution. From a single table, one can easily implement the metrics for delay and slew for both step and ramp inputs. Experiments validate the effectiveness of the metrics for nets from a real industrial design.
- C. J. Alpert, A. Devgan, and C. Kashyap, "RC Delay Metrics for Performance Optimization", IEEE Trans. on Computer-Aided Design,20(5), pp. 571--582, 2001. Google Scholar
Digital Library
- C. J. Alpert, A. Devgan, and C. Kashyap, "A Two Moment RC Delay Metric for Performance Optimization", International Symposium on Physical Design, 2000, pp. 69--74. Google ScholarDigital Library
- H. B. Bakoglu, Circuits, Interconnects, and Packaging for VLSI. Addison-Wesley Publishing Company, 1990.Google Scholar
- W. C. Elmore, "The Transient Response of Damped Linear Network with Particular Regard to Wideband Amplifiers", J. Applied Physics, 19, 1948, pp. 55--63.Google ScholarCross Ref
- R. Gupta, B. Tutuianu, and L. T. Pileggi, "The Elmore Delay as a Bound for RC Trees with Generalized Input Signals", IEEE Trans. on CAD, 16(1), pp. 95--104, 1997. Google ScholarDigital Library
- A. B. Kahng and S. Muddu, "An Analytical Delay Model for RLC Interconnects", IEEE Trans. on Computer-Aided Design, 16(12), 1997, pp. 1507--1514. Google ScholarDigital Library
- C. Kashyap, C. J. Alpert, F. Liu, and A. Devgan, "PERI: A Technique for Extending Delay and Slew Metrics to Ramp Input", ACM Symposium on Physical Design, 2003.Google Scholar
- R. Kay and L. Pileggi, "PRIMO: Probability Interpretation of Moments for Delay Calculation", IEEE/ACM Design Automation Conference, 1998, pp. 463--468. Google ScholarDigital Library
- T. Lin, E. Acar, and L. Pileggi, "h-gamma: An RC Delay Metric Based on a Gamma Distribution Approximation to the Homogeneous Response", IEEE/ACM International Conference on Computer-Aided Design, 1998, pp. 19--25. Google ScholarDigital Library
- F. Liu, C. Kashyap, and C. J. Alpert, "A Delay Metric for RC Circuits based on the Weibull Distribution", IEEE/ACM Intl. Conference on Computer-Aided Design, 2002, pp. 620--624. Google ScholarDigital Library
- L. T. Pileggi, "Timing Metrics for Physical Design of Deep Submicron Technologies", International Symposium on Physical Design, 1998, pp. 28--33. Google ScholarDigital Library
- L. T. Pillage and R. A. Rohrer, "Asymptotic Waveform Evaluation for Timing Analysis", IEEE Transactions on Computer Aided Design, 9(4), 1990, pp. 352--366.Google ScholarCross Ref
- J. Rubenstein, P. Penfield, and M. A. Horowitz, "Signal Delay in RC Tree Networks", IEE Trans. CAD-2, July 1983.Google ScholarDigital Library
- B. Tutuianu, F. Dartu, and L. Pileggi, "Explicit RC-Circuit Delay Approximation Based on the First Three Moments of the Impulse Response", IEEE/ACM DAC, 1996, pp. 611--616. Google ScholarDigital Library
Index Terms
- Delay and slew metrics using the lognormal distribution
Recommendations
Interconnect delay and slew metrics using the beta distribution
DATE '10: Proceedings of the Conference on Design, Automation and Test in EuropeIntegrated circuit process technology is entering the ultra deep submicron era. At this level, interconnect structure becomes very stiff and the metal resistance shielding effects problem is more serious. Although several delay metrics have been ...
Interconnect Slew Metric Using Nakagami-M Distribution
ICETET '08: Proceedings of the 2008 First International Conference on Emerging Trends in Engineering and TechnologySlew rate determines the ability of a device to handle the varying signals. Determination of the slew rate to a good proximity is thus essential for efficient design of high speed CMOS integrated circuits. This in turn reduces the output switching ...
A Statistical Model for Estimating the Effect of Process Variations on Delay and Slew Metrics for VLSI Interconnects
DSD '07: Proceedings of the 10th Euromicro Conference on Digital System Design Architectures, Methods and ToolsFor optimizations like placement, interconnect synthesis and static timing analysis, efficient interconnect delay computation is critical for RC networks. Because of its simple closed form and fast evaluation, the Elmore delay model has been widely ...
Comments