skip to main content
10.1145/775832.775980acmconferencesArticle/Chapter ViewAbstractPublication PagesdacConference Proceedingsconference-collections
Article

An O(nlogn) time algorithm for optimal buffer insertion

Published:02 June 2003Publication History

ABSTRACT

The classic algorithm for optimal buffer insertion due to van Ginneken has time and space complexity O(n2), where n is the number of possible buffer positions.

References

  1. C. J. Alpert and A. Devgan, "Wire segmenting for improved buffer insertion," DAC 1997, 588--593. Google ScholarGoogle ScholarDigital LibraryDigital Library
  2. T. Corman, C. E. Leiserson and R. Rivest, Introduction to Algorithms, McGraw Hill, 1990. Google ScholarGoogle ScholarDigital LibraryDigital Library
  3. M. Kang, W. W.-M. Dai, T. Dillinger and D. LaPotin, "Delay bounded buffered tree construction for timing driven floorplanning," ICCAD 1997, 707--712. Google ScholarGoogle ScholarDigital LibraryDigital Library
  4. J. Lillis, C. K. Cheng and T.-T. Y. Lin, "Optimal wire sizing and buffer insertion for low power and a generalized delay model," IEEE Trans. Solid-State Circuits 31(3), 1996, 437--447.Google ScholarGoogle ScholarCross RefCross Ref
  5. J. Lillis, et. al., "New performance driven routing techniques with explicit area/delay tradeoff and simultaneous wire sizing," DAC 1996, 359--400. Google ScholarGoogle ScholarDigital LibraryDigital Library
  6. T. Okamoto and J. Cong, "Buffered Steiner tree construction with wire sizing for interconnect layout optimization," ICCAD 1996, 44--49. Google ScholarGoogle ScholarDigital LibraryDigital Library
  7. "A fast algorithm for area minimization of slicing floorplans," IEEE Trans. CAD 15(6), 1996, 550--571. Google ScholarGoogle ScholarDigital LibraryDigital Library
  8. L. P. P. P. van Ginneken, "Buffer placement in distributed RC-tree network for minimal Elmore delay," ISCAS 1990, 865--868.Google ScholarGoogle Scholar
  9. H. Zhou, D. F. Wong, I. M. Liu and A. Aziz, "Simultaneous routing and buffer insertion with restrictions on buffer locations," IEEE Trans. CAD 19(7), 2000, 819--824. Google ScholarGoogle ScholarDigital LibraryDigital Library

Index Terms

  1. An O(nlogn) time algorithm for optimal buffer insertion

      Recommendations

      Comments

      Login options

      Check if you have access through your login credentials or your institution to get full access on this article.

      Sign in
      • Published in

        cover image ACM Conferences
        DAC '03: Proceedings of the 40th annual Design Automation Conference
        June 2003
        1014 pages
        ISBN:1581136889
        DOI:10.1145/775832

        Copyright © 2003 ACM

        Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

        Publisher

        Association for Computing Machinery

        New York, NY, United States

        Publication History

        • Published: 2 June 2003

        Permissions

        Request permissions about this article.

        Request Permissions

        Check for updates

        Qualifiers

        • Article

        Acceptance Rates

        DAC '03 Paper Acceptance Rate152of628submissions,24%Overall Acceptance Rate1,770of5,499submissions,32%

        Upcoming Conference

        DAC '24
        61st ACM/IEEE Design Automation Conference
        June 23 - 27, 2024
        San Francisco , CA , USA

      PDF Format

      View or Download as a PDF file.

      PDF

      eReader

      View online with eReader.

      eReader