L. Pileggi
ABSTRACT
While advances in semiconductor technologies have pushed achievable scale and performance to phenomenal limits for ICs, nanoscale physical realities dictate IC production based on what we can afford. We believe that IC design and manufacturing can be made more affordable, and reliable, by removing some design and implementation flexibility and enforcing new forms of design regularity. This paper discusses some of the trade-offs to consider for determination of how much regularity a particular IC or application can afford. A Via Patterned Gate Array is proposed as one such example that trades performance for cost by way of new forms of design regularity.
- M. Palusinski, A. J. Strojwas and W. Maly, "Regularity in Physical Design", GSRC Workshop, Las Vegas, NV, June 17--18, 2001.Google Scholar
- P.S. Zuchowski, C.B. Reynolds, R.J. Grupp, S.G. Davis, B. Cremen, B. Troxel, "A hybrid ASIC and FPGA architecture," Proc. of International Conference on Computer Aided Design, 2002, pp. 187--194. Google ScholarDigital Library
- L. Pileggi, H. Schmit, J. Shah, Y. Tong, C. Patel, V. Chandra, "A Via Patterned Gate Array (VPGA)," Technical Reports Series of the CMU Center for Silicon System Implementation, No. CSSI 02-15, Mar 2002.Google Scholar
- K.Y. Tong, V. Kheterpal, V. Rovner, L. Pileggi, H. Schmit, R. Puri, "Regular Logic Fabrics for a Via Patterned Gate Array (VPGA)," submitted to CICC 2003.Google Scholar
- A. Koorapaty, L. Pileggi, and H. Schmit, Heterogeneous Logic Block Architectures for Via-Patterned Programmable Fabrics, Submitted to Int'l Conf. on Field Programmable Logic and Applications, Sept. 2003. Google ScholarDigital Library
- S. Rovner, "Design for Manufacturability of Via Programmable Gate Array Fabrics," MS Thesis Report, Carnegie Mellon University, May 2003.Google Scholar
- Z. Or-Bach, Z. Wurman, R. Zeman, L. Cooke, "Customizable and programmable cell array," US Patent 6,331,790, 18 Dec 2001.Google Scholar
- C. Patel, A. Cozzie, H. Schmit, L. Pileggi, "An Architectural Exploration of Via Patterned Gate Arrays," Proc. of Int'l Symposium on Physical Design, 2003. Google ScholarDigital Library
- P. Chow et al, "The design of a SRAM-based field-programmable gate array - part II: circuit design and layout," IEEE Trans. on VLSI Systems, Vol. 7, No. 3, Sept 1999, pp. 321--330. Google ScholarDigital Library
- R.H.J.M. Otten and R.K. Brayton, "Planning for Performance", Proc. of Design Automation Conference, 1998, pp. 122--127. Google ScholarDigital Library
Index Terms
- Exploring regular fabrics to optimize the performance-cost trade-off
Recommendations
Measurements and modeling of intrinsic fluctuations in MOSFET threshold voltage
ISLPED '05: Proceedings of the 2005 international symposium on Low power electronics and designFluctuations in intrinsic linear Vt, free of impact of parasitics, are measured for large arrays of NMOS and PMOS devices on a testchip in a 150nm logic technology. Local intrinsic σVT, free of extrinsic process, length and width variations, is random, ...
Effect of Process Variation on Power and Delay in CMOS Circuits
CSNT '13: Proceedings of the 2013 International Conference on Communication Systems and Network TechnologiesThe scaling in the complementary metal oxide semiconductor (CMOS) causes very huge effects in ultra large scale integration (ULSI). The scaling in the CMOS devices is also the fundamental need for VLSI in past few years. There are two types of scaling ...
Design benchmarking to 7nm with FinFET predictive technology models
ISLPED '12: Proceedings of the 2012 ACM/IEEE international symposium on Low power electronics and designThe coming ten years promise great changes in silicon technology, with the end of planar bulk CMOS and the rise of interconnect parasitics to true significance. With such shifts in the underlying technology, the simple extrapolation of performance ...
Comments