



ACM 82 PANEL SESSION
 SUPERCOMPUTERS: CHALLENGES TO DESIGNERS AND USERS

Session Chairman and Moderator
 Myron Ginsberg
 Computer Science Department
 General Motors Research Laboratories
 Warren, Michigan 48090-9055

SESSION OVERVIEW: The objective of this panel is to present and discuss issues concerned with the development and use of present and future supercomputers for large-scale scientific and engineering problems. Presentations by each of four panelists will be followed by a question and answer session with audience participation. Below some brief background information is given on the subject matter along with a list of several topics that will be addressed. Also included is a bibliography to help the reader become acquainted with the many aspects of the session theme.

BACKGROUND INFORMATION

A supercomputer is a very fast machine which has architectural features to provide parallelism amongst a variety of scalar and vector arithmetic operations. Such processors can be very fast and are characterized by short clock times, large memories, long word lengths, large I/O bandwidths, and pipelining of several arithmetic operations. Such computers are currently capable of peak speeds well over 100 mflops (millions of floating-point operations per second) for vector-oriented problems; this compares with maximum rates of no more than 3 to 7 mflops for most large conventional (scalar) machines. Supercomputers have been evolving since the mid-1960's and include such earlier machines as the ILLIAC IV, CDC 7600, TI ASC, CDC STAR-100, and the BSP along with such current processors as the CRAY-1 (successor of CDC 7600) and the CDC Cyber 205 (successor of the CDC STAR-100).

The number-crunching capabilities exhibited by supercomputers are beneficial for the solution of a wide variety of applications, particularly 2-D and 3-D simulation problems

such as are encountered in petroleum research, fluid dynamics, weather forecasting, aerospace design, structural analysis, nuclear research, etc. Such problems require numerical solutions which involve extensive amounts of vector and matrix floating-point operations and thus cannot be handled efficiently by conventional scalar machines which do not possess any vector processing facility. There are approximately 50 supercomputers in the field and these are located at government and industrial research laboratories, in a few computer service bureaus, at several universities, and in a growing number of industrial sites.

The amount and type of parallelism amongst vector and scalar operations can vary greatly from one supercomputer to another. Unfortunately, most programs do not approach peak speeds by solely automatic means (preprocessors, vectorizing compilers) and can require significant algorithmic and/or programming modification. Performance on a supercomputer is both problem and data dependent. Several factors can degrade performance on a specific machine: vector length (too long, too short, variable), domination of scalar operations over vector operations, too much program modularity (e.g. too many short subroutines), operations involving sparse matrices, extensive amounts of indirect addressing, extensive branching, too much I/O processing.

TOPICS FOR DISCUSSION

Some of the issues to be discussed and which have impact on both designers and users include the following (bibliographic references are given for each topic): user-oriented, high-level languages for supercomputers [1, 10, 15, 25, 34]; vectorizing techniques via user actions [8, 14, 18, 19]; preprocessors and compilers for vector machines [6, 20, 22]; parallel algorithm design [11, 13, 15, 16, 17, 25, 36, 39]; tradeoffs between vector and scalar performance [2, 15, 36, 37, 42]; CRAY-1 and Cyber 205 performance [7, 11, 15, 16, 26]; parallelism in architecture [2, 3, 4, 5, 8, 9, 10, 11, 12, 15, 21, 23, 24, 25, 27, 38, 40, 41, 42]; use of array processors

Permission to copy without fee all or part of this material is granted provided that the copies are not made or distributed for direct commercial advantage, the ACM copyright notice and the title of the publication and its date appear, and notice is given that copying is by permission of the Association for Computing Machinery. To copy otherwise, or to republish, requires a fee and/or specific permission.

© 1982 ACM 0-89791-085-0/82/010/0121 \$00.75

[15, 25, 31, 32]; potential of new technologies [15, 33, 35]; design tradeoffs [28, 29, 30].

PANELISTS

For this session, I have selected individuals with extensive experience in the design and/or use of past and present supercomputers. The participants, their affiliations, and addresses are given below:

Paul Frederickson
Computer Research and Applications Group
Los Alamos National Laboratory
P. O. Box 1663
Los Alamos, New Mexico 87545

John Levesque
Pacific-Sierra Research Corporation
12340 Santa Monica Boulevard
Los Angeles, California 90025

Neil R. Lincoln
Control Data Corporation
4201 N. Lexington Avenue
Arden Hills, Minnesota 55112

Richard McHugh
Expert Systems, Inc.
P. O. Box 3574
Boulder, Colorado 80307

REFERENCES

1. Ackerman, W. B., "Data Flow Languages," IEEE Computer, Vol. 15, No. 2, February 1982, pp. 15-25.
2. Amdahl, G. M., "Validity of the Single-Processor Approach to Achieving Large-Scale Computing Capabilities," AFIPS Conference Proceedings, Vol. 30, 1967, pp. 483-485.
3. Bernhard, R., "Computing at the Speed Limit," IEEE Spectrum, Vol. 19, No. 7, July 1982, pp. 26-31.
4. Bouknight, W. J., S. A. Denenberg, D. E. McIntyre, J. M. Randall, A. H. Sameh, and D. L. Slotnick, "The ILLIAC IV System," Proc. IEEE, Vol. 60, No. 4, April 1972, pp. 369-379.
5. Brinton, J. B., "System Grows from 10 to 160 MIPS," Electronics, Vol. 55, No. 4, February 24, 1982, pp. 161-163.
6. Brode, B. Q., VASTTM User's Guide (Cyber 205 Output Option), First Edition (2nd Revision), Publication No. N-355-A, Pacific-Sierra Research Corporation, Los Angeles, California, June 1982.
7. Bucher, I. Y. and J. W. Moore, Computer Performance Evaluation of Two Supercomputers: CDC Cyber 205 and CRI CRAY-1, Report LA-UR 81-1977, Los Alamos National Laboratory, Los Alamos, New Mexico, 1981.
8. Control Data Corporation, Cyber 203/205 User Guide, Publication No. 84002390 (Revision B), Control Data Corporation, Minneapolis, Minnesota, February 1982.
9. Dennis, J. B., "Data Flow Supercomputers," IEEE Computer, Vol. 13, No. 11, November 1980, pp. 48-56.
10. Gajski, D. D., D. A. Padua, D. J. Kuck, and R. H. Kuhn, "A Second Opinion on Data Flow Machines and Languages," IEEE Computer, Vol. 15, No. 2, February 1982, pp. 58-69.
11. Ginsberg, M., "A Brief Guide to the Literature on Supercomputers," ACM SIGNUM Newsletter, Special Issue, October 1981, pp. 11-15.
12. Haynes, L. S., R. L. Lau, D. P. Siewiorek, and D. W. Mizell, "A Survey of Highly Parallel Computing," IEEE Computer, Vol. 15, No. 1, January 1982, pp. 9-24.
13. Heller, D., "A Survey of Parallel Algorithms in Numerical Linear Algebra," SIAM Review, Vol. 20, No. 4, October 1978, pp. 740-777.
14. Higbie, L., Vectorization and Conversion of Fortran Programs for the CRAY-1 (CFT) Compiler, Publication No. 2240207, Cray Research, Inc., Mendota Heights, Minnesota, June 1979.
15. Hockney, R. W. and C. R. Jesshope, Parallel Computers, Adam Hilger Ltd., Bristol, England, 1981.
16. Jordan, T. L., A Guide to Parallel Computation and Some CRAY-1 Experiences, Report LA-UR-81-247, Los Alamos National Laboratory, Los Alamos, New Mexico, 1981.
17. Jordan, T. L., A Performance Evaluation of Linear Algebraic Software in Parallel Architectures, Report LA-8078-MS (Informal Report), Los Alamos National Laboratory, Los Alamos, New Mexico, October 1979.
18. Kascic, M. J., Jr., "Vector Processing on the Cyber 200," Angewandte Informatik, January 1980, pp. 27-37.
19. Kascic, M. J., Jr., "Vector Processing: Problem or Opportunity?," Proceedings, IEEE COMPCON '80, IEEE, New York, Spring 1980, pp. 270-276.
20. Knight, J. C. and D. D. Dunlop, "Measurements of an Optimizing Compiler for a Vector Computer," Proceedings of the 1981 International Conference on Parallel Processing, IEEE Computer Society, P. O. Box 80452, Worldway Postal Center, Los Angeles, California 90080, 1981, pp. 58-60.

21. Kozdrowicki, E. W. and D. J. Theis, "Second Generation of Vector Super Computers," IEEE Computer, Vol. 13, No. 11, November 1980, pp. 71-83.
22. Kuck, D. J., "High-Speed Machines and Their Compilers," Proceedings of the CREST Parallel Processing Systems Course, edited by D. J. Evans, Cambridge University Press, Cambridge, England, September 1980, pp. 193-214.
23. Kuck, D. J., "A Survey of Parallel Machine Organization and Programming," ACM Computing Surveys, Vol. 9, 1977, pp. 29-59.
24. Kuck, D. J. and R. A. Stokes, "The Burroughs Scientific Processor," IEEE Trans. Computers, Vol. C-31, No. 5, May 1982, pp. 363-376.
25. Kuhn, R. H. and D. A. Padua (editors), Tutorial on Parallel Processing, IEEE Catalog No. EH0182-6 (Computer Society Order No. 367), IEEE Computer Society, P. O. Box 80452, Worldway Postal Center, Los Angeles, California 90080, 1981.
26. Levesque, J. M., "Reservoir Simulation on Supercomputers", Paper SPE 10520, Proceedings, Sixth SPE Symposium on Reservoir Simulation, Society of Petroleum Engineers, Dallas, Texas, February, 1982.
27. Levine, R. D., "Supercomputers," Scientific American, Vol. 246, No. 1., January 1982, pp. 118-135.
28. Lincoln, N. R., "It's Really Not as Much Fun Building a Supercomputer As It Is Simply Inventing One," High Speed Computer and Algorithm Organization, edited by D. J. Kuck, D. H. Laurie, and A. H. Sameh, Academic Press, New York, 1977, pp. 3-11.
29. Lincoln, N. R., "Supercomputer Development - The Pleasure and the Pain," Proceedings, IEEE COMPCON '77, IEEE, New York, Spring 1977, pp. 21-25.
30. Lincoln, N. R., "Technology and Design Tradeoffs in the Creation of a Modern Supercomputer," IEEE Trans. Computers, Vol. C-31, No. 5, May 1982, pp. 349-362.
31. Louie, T., "Array Processors: A Selected Bibliography," IEEE Computer, Vol. 14, No. 9, September 1981, pp. 53-57.
32. Maron, N. and T. A. Brengle, "Integrating an Array Processor into a Scientific Computing System," IEEE Computer, Vol. 14, No. 9, September 1981, pp. 53-57.
33. Matisoo, J., "Overview of Josephson Technology Logic and Memory," IBM J. Res. Dev., Vol. 24, 1980, pp. 113-129.
34. Paul, G. and M. W. Wilson, The Vectran Language: An Experimental Language for Vector/Matrix Array Processing, Report No. G320-3334, IBM Scientific Center, Palo Alto, California, August 1975.
35. Posa, J. G., "Innovative Circuit Techniques Propel Digital GaAs Devices toward LSI and VLSI Densities," Electronics, Vol. 55, No. 4, February 24, 1982, pp. 112-116.
36. Rodrigue, G., E. R. Giroux, and M. Pratt, "Perspectives on Large-Scale Scientific Computations," IEEE Trans. Computer, Vol. 13, No. 10, October 1980, pp. 65-80.
37. Rudsinski, L. and J. Worlton, The Impact of Scalar Performance on Vector and Parallel Processors, Report LA-UR-76-2656, Los Alamos National Laboratory, Los Alamos, New Mexico, 1976.
38. Russell, R. M., "The CRAY-1 Computer System," Comm. ACM, Vol. 21, No. 1, January 1978, pp. 63-72.
39. Sameh, A. H., "Numerical Parallel Algorithms - A Survey," High Speed Computer and Algorithm Organization, edited by D. J. Kuck, D. H. Lawrie, and A. H. Sameh, Academic Press, New York, 1977, pp. 207-228.
40. Sugarman, R., "'Superpower' Computers," IEEE Spectrum, Vol. 17, No. 4, April 1980, pp. 28-34.
41. Watson, W. J. and H. M. Carr, "Operational Experiences with the TI Advanced Scientific Computer," Proceedings, National Computer Conference, Vol. 43, AFIPS Press, Montvale, New Jersey, 1974, pp. 389-397.
42. Worlton, J., A Philosophy of Supercomputing, Report LA-8849-MS, Los Alamos National Laboratory, 1981; also in "In Depth Section," Computerworld, Vol. 15, No. 45, November 9, 1981.