

by

Yinghua Min** China Academy of Railway Sciences Beijing, China

Stephen Y.H. Su Department of Computer Science State University of New York Binghamton, New York 13901

ABSTRACT

Functional testing has become increasingly important due to the advent of VLSI technology. This paper presents a systematic procedure for generating tests for detecting functional faults in digital systems described by the register transfer language. Procedures for testing register decoding, instruction decoding, data transfer, data storage and data manipulation function faults in microprocessors are described step-by-step. Examples are given to illustrate the procedures.

I. INTRODUCTION

One of the reasons which makes the testing of VLSI very difficult is that the detailed implementation is unknown to the users of the IC (integrated circuit) chips because most of the IC manufacturers consider the circuit implementation of the IC chips proprietary. Therefore, we need to test VLSI based on whatever information is available to users in the manufacturer's data books and application notes from which the behavior of the IC chip is known. Functional testing deals with the detection and location of faults which change the behavior (function) of a digital system. Increasing attention and interest have been given to this area because of its importance. The objective is to find effecient procedures to generate tests automatically by a computer to test VLSI.

Recently, Su and Hsieh [1] have briefly discussed the prior work in functional testing area and outlined two approaches for testing functional faults in digital systems with the aid of register transfer language (RTL). Using a different approach, The first part of this paper considers the test generation for detecting permanent functional faults in digital systems whose behavior is described by register transfer language (RTL). Section II formally defines the standard statements in RTL by which a digital system including VLSI chips can be uniquely described.

In Section III, a procedure for generating tests for any given functional fault is presented by using the inverse operation of the RTL description of the system under test. Some examples are given to demonstrate the efficiency of the algorithm. In Section IV, test generation procedures for microprocessors are presented. Procedures for testing several types, instead of one type, of functional faults are given to simplify the testing.

II. SOME CONCEPTS AND NOTATIONS

<u>Definition 1</u>: A RTL statement is formally defined as

$$; (T,C) R_{D} + f(R_{s1}, R_{s2}, ..., R_{sv}), \to n$$
 (1)

where

- k label for representing the RTL statement,
- T,C time and conditions for executing the RTL statement,
- $R_D \leftarrow f(R_{s1}, \dots, R_{sv})$ operation section of the statement,
- R_i registers or data input or data output,

R_n - destination register,

 \rightarrow n - jump section of the statement. If n=k+1, this section is omitted.

There are some special cases:

- 1. When $f=\emptyset$ (empty), k becomes a jump statement,
- When f=I (identity), R_D+I(R_{s1}) means R_D+R_{s1}, which is a register transfer statement,

Here data input and data output are considered as registers during the data flow. Once the CPU has been built using digital hardware components, the behavior of the CPU of a digital computer can be described by RTL. Any statement in RTL is a special case of the standard statement (1). For instance, for instruction fetch, the following three statements are involved:

** Yinghua Min is now a Visiting Scholar in the Department of Computer Science, State University of New York, Binghamton, New York, 13901.

19th Design Automation Conference

^{*} This work is supported by the Division of Mathematical and Computer Science, National Science Foundation under Grant No. MCS 78-24323 and Grant No. 8021262.

IR ← IN

For an instruction execution cycle, we may consider for transfer instruction, $f(R_{s1}, \dots, R_{sv}) = R_{s1}$,

for manipulation instruction, $R_D \leftarrow f(R_{s1}, \dots, R_{sv})(v \ge 0)$, for branch instruction, $PC \leftarrow f(R_{s1}, \dots, R_{sv})$.

A <u>functional fault</u> refers to the faulty execution of some statements which are called faulty statements.

We shall use k/k' to denote a functional fault where k denotes the fault-free statement, k' denotes the statement executed due to the functional fault. k' may be empty and needs not belong to any RTL statement for describing a given digital system.

<u>Definition 2</u>: A statement is called an <u>input statement</u> if for some i, $1 \le i \le v$, $R_{si} = IN$ (at least one source is the input bus). A statement is called an <u>output statement</u> if $R_{p} = OUT$ (the destination is the output bus). A statement is called an <u>L/O</u> statement if it is an input and also an output statement.

 $\frac{\text{Definition 3:}}{\text{detectable}} \text{ if there exists an executable statement}$

 $w_1, \dots, w_p, k, r_1, \dots, r_q$ where w_1 is an input statement, r_q is an output statement and all w_1, \dots, w_p are fault-free statements such that the sequence produced by k'

 $w_1, \dots, w_p, k', r'_1, \dots, r'_q$ has the property $OUT(r_q) \neq OUT(r'_q)$. Statement r_q is called observable point of fault k/k'.

III. TESTING A GIVEN FUNCTIONAL FAULT

Definition 4: An executable sequence of statements

 k, r_1, \dots, r_q is called a <u>sensitizing sequence</u> if r_q is an

observable point of fault k/k' but points r_1, \ldots, r_{q-1} are not.

<u>Definition 5</u>: Set $K_{-1} = \{ \text{statements whose jump}$ section is " \rightarrow k"} is called <u>predecessor</u> of k. Obviously, K_{-1} is non-empty, because at least k-1 $\in K_{-1}$, unless k itself is the first statement

in the RTL description of a digital system under which k must be an input statement.

For detecting the functional fault k/k', we have to find an executable statement sequence $w_1, \dots, w_p, k, r_1, \dots, r_q$ where k is a faulty statement and r_q is an output statement from which we can observe different outputs for fault-free and faulty systems. The task involves two steps. The first step is <u>sensitization</u> which finds the conditions for executing the sequence k, r_1, \dots, r_q . If the conditions are satisfied, the system will sequentially execute k, r_1, \dots, r_q so that $OUT(r_q) \neq 0$

 $OUT(r'_q)$. These conditions constitute the <u>con</u>straint package C_k. In the next step, we shall obtain the conditions in C_k by applying the input sequence.

The second step is justification which finds the fault-free sequence w_1, w_2, \dots, w_p where w_1 is an input statement such that the conditions in C_{μ} are satisfied after executing the sequence w_1, w_2, \dots, w_p . Each statement in sequence w_1, \dots, w_p has to be fault-free, otherwise the fault in k may be masked. The procedure given below is for generating the sequence. If such a sequence does not exist, the fault will be undetectable. Of course before w_1 is executed some conditions for the constraint package C have to be satisfied. \tilde{v}_1 Generally speaking, we cannot find the w1,...,wp and C_{w_1} from k, r_1, \ldots, r_q and C_k by one step. We have to use the inverse operation step by step, from k to w_p , from w_p to w_{p-1} and so on until w_1 is reached. In the first step of the inverse operation, we construct C_{W} to guarantee that the conditions in ${\tt C}_{\!\!\!\!\!k}$ will be satisfied after w $_{\!\!\!\!p}$ is executed. So C includes not only the conditions w_p needed for executing w_{p} , but also the conditions from which the transformation w_p will transform to the conditions in C_k . This inverse operation process continues until the input statement w₁ and C_{w_1} are found. During the inverse operation process, some special cases may occur. For example, for statement j, t ... may exist several statements, predecessors of j, which precede j, we can choose anyone. The set of all predecessors of j is J_{-1} and j_1 is a member of J_1 . The constraints for the chosen predecessor j_{-1} is $C_{j_{-1}}$. If there exists a contradiction in C_{j-1} , take another statement in J_{1} and try again. If all retries fail, we can choose another faulty statement as k and repeat the whole process since, in general, for any given functional fault, there are several faulty statements in the RTL description. If this cannot be done, then the functional fault k/k' is undetectable. The formal description of this idea is as follows: <u>Definition 6</u>: Let (R_D) denote the content of R_D . If right after executing the faulty statement k, $(R_{D})=s_{d}$ for the fault-free system and $(R_{D})\neq s_{d}$ for the faulty system, then s_d is called <u>sensitive data</u> for the k/k' fault. Definition 7: If f is a transformation from the set of conditions C_{j-1} to the set C_j , then f^{-1} , the

inverse transformation of f, is the transformation

from C_j to C_j such that $f \cdot f^{-1} = I$ (identity). $f^{-1}(C_{i})$ denotes the set of conditions through the inverse transformation f^{-1} of the conditions in C_4 . For example, suppose f=SHIFT RIGHT, C_={Q=01, A=0101}. The f⁻¹ = SHIFT LEFT, j__1 $C_{j-1}^{J} = f^{-1}(C_j) = \{Q=1x, A=101x\}$. Because shifting Q=1x to the right one bit produces Q=01, shifting right 101x produces 0101, that is $f \cdot f^{-1}(C_j) = C_j$. As another example, if f is addition, then f^{-1} is subtraction. <u>Definition 8</u>: For statement j in sequence w_1, \dots, w_p, k , the constraint package C_j is recursively defined as follows: 1. C_k is a set of conditions to guarantee that the

sequence k, r_1, \ldots, r_q is a sensitizing sequence. 2. For any statement j in the sequence

 w_1, \ldots, w_p, k , if j_{-1} : (T,C) $R_D \leftarrow f(R_{s1}, \ldots, R_{sv}), \rightarrow n$ then we have

$$C \cup [(R_D)=f(R_{s1},\ldots,R_{sv})] \cup f^{-1}(C_j) \leq C_{j-1},$$

$$j_{-1} \in \{J_{-1}\}$$

where $f^{-}(C_{i})$ denotes the inverse transformation of all constraints in C_i for statement j₋₁.

Procedure for Test Generation for Detecting a Given

Functional Fault Step 1 - Search: In the RTL description of the system, find a statement k which cannot be executed correctly under the functional fault.

Step 2 - Propagation: Find a sensitizing sequence for the fault k/k' and construct the constraint package C_k based on Definition 8.

Step 3 - Justification: Find the fault-free sequence w_1, w_2, \ldots, w_p and C_w , by sequentially applying the inverse operations.

From j=k to an input statement, execute the following statements:

(a) If $||J_1|| > 1$ then temp+j, where $||J_1||$ denotes the number of elements in J_{-1} .

(b) If $||J_1||=0$, go to Step 1 to search another k. (c) Take $j_1 \in \{J_1\}, \{J_1\} \leftarrow \{J_1\} - j_1$ (Remove j_1 , an element of J_1 , from J_1).

(d) $C_{j_{-1}} \leftarrow C \cup [(R_D) = f(R_{s1}, \dots, R_{sv})] \cup f^{-1}(C_j)$

(e) Solve the equations in C. j_{-1}

(f) If there exist contradictions in $C_{j_{-1}}$, then

j←temp else j←j_1.

(g) If j=k go to step 3(b).

(h) If j is a faulty statement other than k then k←j, return to step 2.

Step 4: Solve the final constraint equations in C_{TN} to find out the input patterns for detecting the functional fault. If this cannot be done, let $k \leftarrow IN$, go to Step 3.

Example 1: Fig. 1 illustrates the RTL description of a module for multiplication. Following the above procedure, the test generation for detecting SC stuck-at-0 is given below.

EXTERNAL INPUT: XS, X /*MULTIPLICAND*/

> YS,Y /*MULTIPLIER*/

START /*MULTIPLICATION COMMAND*/

EXTERNAL OUTPUT: Q(0, 1), A(0, 1), AS

INTERNAL REG'S: M,BS,B,QS,E,SC /*E=overflow bit, SC=sequence counter*/

(0) M-START /*strobe multiplication command*/

(1) (M=0), $\rightarrow 0$

- (2) B+X, B3+XS, Q+Y, QS+YS
 (3) AS+QS (+) BS /*calculate the sign bit*/
- (4) A←00, E←0, SC←0
- $(5) (Q(1)=0), \rightarrow 7$
- (6) E∘A+A+B /*partial sum of the product*/
- (7) SHR E•A•Q /*shift right 1 bit*/
- (8) SC+SC-1 /*decrement sequence counter by 1*/ (9) (SC≠0), → 5
- (10) $M \leftarrow 0$, $\rightarrow 1$ /*end of multiplication*/

Step 1: From Fig. 1 it is easy to see that if SC stuck-at-0, the statement 8 will not be executed correctly. So we choose k=8.

Step 2; After 8 is executed, SC=1 for the faultfree system, SC=0 for the faulty system, so 1 is the sensitive data and before 8 is executed, SC=0. SC=0 is then a condition belonging to C_8 . Among

several choices, we take a sensitizing sequence $8 \rightarrow 9 \rightarrow 5 \rightarrow 7$. Suppose (EoAoQ) = $x_1 x_2 x_3 x_4 x_5$ where "o" denotes concatenation, $5 \rightarrow 7$ implies $x_5=0$. After 7 is executed, we have $(E \circ A \circ Q) = 0 x_1 x_2 x_3 x_4$ for the fault-free machine. But, for the faulty machine, the following sequence is taken: $8 \rightarrow 9 \rightarrow 10 \rightarrow 1 \rightarrow 0$, so (E • A • Q) will not be changed. Thus we obtain the constraint package $C_8 = \{SC=0, x_5=0, x_1x_2x_3x_4x_5\neq$

$$0 x_1 x_2 x_3 x_4$$
, (E • A • Q) = $x_1 x_2 x_3 x_4 x_5$

Step 3. The only way to reach statement 8 is from 7, so we have $\{8_1\} = 7$. Let us construct C_7 from C₈. Under this inverse transformation, since executing a shift right operation always inserts a

0 into the left-hand bit, $x_1=0$ and $(E \circ A \circ Q) =$ $x_2x_3x_4x_5x_6$, thus we obtain $C_7 = \{SC=0, x_5=0, x_1=0, x_5=0, x_1=0, x_2=0, x_2=0\}$

 $x_1x_2x_3x_4x_5 \neq 0 \ x_1x_2x_3x_4$, (E • A • Q) = $x_2x_3x_4x_5x_6$. Continuing the backward tracing process, we find that statement 7 can come from 5 or 6, so $\{7_{1}\}$ =

{5,6}. First, let us choose 7_1=5. 5 \rightarrow 7 is possible only when $x_6=0$. Considering $5_{-1}^{-1}=4$ we have $(x_2x_3x_4)=$ 000 and $C_4 = \{SC=0, x_5=0, x_1=0, x_6=0, (x_2x_3x_4)=000, x_6=0, (x_2x_3x_4)=000\}$

 $x_1x_2x_3x_4x_5 \neq 0$ $x_1x_2x_3x_4$. Obviously, there is a contradiction in C₄. Therefore, we have to take another choice 7₋₁=6 and repeat the process. The constraints for the whole process are given below. <u>Step 1</u>: If SC s-a-0, then statement 8 cannot be executed correctly.

Step 2:	8 SC=0 /*SC=1 sensitive data*/ 9 (E•A•Q) = $x_1x_2x_3x_4x_5$ /*O+10+1+0 for faulty system*/
	$5 x_5=0$
	/*we have two choices 5.46 or 5.47, choose 7*/ 7 $(E \circ A \circ Q) = 0 x_1 x_2 x_3 x_4 \neq x_1 x_2 x_3 x_4 x_5$ /*output statement*/
Step 3:	$8_{-1}^{=7,x_1=0}$ (E°A°Q) = $x_2x_3x_4x_5x_6$ /*f ⁻¹ is SHL*/ 7_1^{=5,x_6=0} (*{7, } = {5, 6} choose 5*/

$$5_{-1}=4, (x_2x_3x_4) = 000$$

 $0 x_1x_2x_3x_4 \neq x_1x_2x_3x_4x_5$
/*impossible, choose 6*/

$$7_{-1}^{=6}, A+B=(x_2x_3x_4)$$

 $6_{-1}^{=5}, x_6^{=1}$
 $5_{-1}^{=4}, E=0, A=0$ Let $B=b_0b_1$

hence
$$x_2=0$$
, $B=(x_3x_4) = (b_0b_1)$

<u>Step 4</u>: Equation 0 $x_1x_2x_3x_4 \neq x_1x_2x_3x_4x_5$ 000 $b_0b_1 \neq 00 \ b_0b_1 \ 0$

$$\begin{array}{rrrr} 0 & b_0 b_1 \neq b_0 b_1 & 0 \\ b_0 \neq 0 & \text{or } b_0 \neq b_1 & \text{or } b_1 \neq 0 \\ \text{thus } \mathbf{X} = 01 & \text{or } 10 & \text{or } 11 \\ \text{and } \mathbf{Y} = \mathbf{x}_5 \mathbf{x}_6 = 01 \\ \text{The input patterns are} \\ (01,01), & (10,01), & (11,01). \end{array}$$

We obtain the following input patterns for detecting SC s-a-0.

X=01 or 10 or 11, Y=01

If in Step 2, 6 is chosen instead of 7, the following test patterns will be obtained:

Therefore, we get all possible test patterns for detecting SC s-a-0 by using this procedure.

In the next example, we shall show how a functional fault can be detected by using instruction sequence.

Example 2: Let us find an instruction sequence to test the stuck-at-0 faults in the adder of INTEL 8080 microprocessor. We shall use the ADD M instruction to detect the stuck-at-0 faults in the adder and MOV M,A to move the sum to memory so that the faulty data can be observed in the bus between the accumulator A and memory M. The RTL statements for describing the micro-operations for ADD M and MOV M,A are given in Statements 1 to 7 and Statements 8 to 13 in Fig. 2, respectively,

1	(M1,T1)	OUT+PC /*micro-operations for ADD M
		starts here*/
2	(M1,T2)	PC←PC +1
3	(M1,T3)	IR+IN /*instruction fetch*/
4	(M1,T4)	ACT+A /*temporary accumulator(ACT)*/
5	(M2,T1)	OUT+(H)(L) /*sending address*/
6	(M2,T3)	TMP←((H)(L)) /*reading from memory
		specified by address (H)(L)
		into temporary register*/
7	(M3,T2)	A+(TMP)+(ACT) /*addition*/
8	(M1,T1)	OUT + PC / * micro-operations for MOV M, A
		starts here */
9	(M1,T2)	PC←PC+1
10	(M1,T3)	IR←IN /*instruction fetch*/
11	(M1,T4)	TMP←(A)
12	(M2,T1)	OUT+(H)(L) /*sending address*/
13	(M2,T3)	OUT+(TMP) /*sending content*/
		0

Figure 2

<u>Step 1</u>: If some bits of the adder stuck-at-0, the addition statement will be executed incorrectly. As shown in Fig. 2, the addition statement appears during state T2 of the cycle M3 of instruction ADD M which is the 7th statement in the RTL description, so we take k=7.

Step 2: We have got the faulty statement k=7. Now we have to find a sensitizing sequence to let us observe the wrong data from the data bus. One way is to use instruction MOV M,A to sensitize the faults in Statement 7 after executing ADD M. So we obtain 7 to 13 in Fig. 2 as the sensitizing sequence. In order to test any bits of the adder stuck-at-0, let the result of addition for the good machine (sensitive data) be 11...1.

<u>Step 3</u>: Justification: we load the accumulator A with a number, then we add a number in memory to A such that the sum is 11...1. When we store the sum into memory through the bus, faults can be observed from the bus lines.

```
7_1 (TMP)+(ACT)=11...1
```

/*we must have IN→TMP, IN→ACT*/ 6_1 ((H)(L))=(TMP)

.', ((H)(L))+(ACT)=11,..1 /*IN→HL→TMP*/

 4_{-1} (ACT)=(A)

.'. ((H)(L))+(A)=11...1
/*we have to use an instruction to load A
from external source, we choose LDA addr*/

Step 4: To satisfy the last equation, we choose the following instruction sequence:

LDA addr ADD M MOV M,A

satisfying constraint ((H)(L))+(A)=11...1. Many values of ((H)(L)) and (A) can satisfy the constraint. For example, ((H)(L))=11...1 and (A)=00...0 will detect and locate any bits of the adder stuck-at-0.

Theorem 1: The proceedure mentioned above is capable of generating tests for testing a detectable functional fault in digital systems described by RTL.

<u>Proof</u>: In Step 1, the existence of k is obvious, otherwise k/k' will not be a functional fault in the digital system. But k need not be unique. The test sequence

$$w_1, \ldots, w_p, k, r_1, \ldots, r_q$$

obtained from the procedure under the input patterns satisfying the conditions in constraint package C $$^{\rm W}_{\rm 1}$$

will detect the fault k/k' by observing the output at r. If there is no test sequence for all faulty RTL statements, then these statements are redundant. In this case, for all paths through any faulty statement, the fault-free system and the faulty system are just the same.

In Step 2, there exists at least a sequence from k to an output statement unless k is an isolated (trap) state in the system or k/k' is undetectable. (Interruption is not considered in this paper).

So far we have obtained the conditions which guarantee the path from k to r_{i} is sensitized. In Step 3, beginning with k, after k_{-1} is found, we take new conditions C U $(R_{D})=f(R_{s1},\ldots,R_{sv})$ and together with $f^{-1}(C_{k})$, the inverse mapping of C_{k} under the transformation f to form C_{k-1} . If the constraint package C_{k} is consistent, the pro k_{-1} cedure continues until an input statement (w_{1}) is found to provide the input sequence satisfying the conditions in C_{IN} . Under the input sequence, the sequence $w_{1}, \ldots, w_{p}, k, r_{1}, \ldots, r_{q}$ will detect the fault k/k'. This process is always possible unless either C_{IN} is unsolvable which means the fault is undetectable or there exists an infinite loop which is one of the four cases shown in Fig. 3.



(i) The infinite loop includes k and OUT but excludes IN. In this case, changing the input pattern will not change the output. Hence the fault k/k' is undetectable.

(ii) The fault is again undetectable.

(iii) The infinite loop includes IN and k. If the input statement makes it possible to find the input patterns for detecting the fault, our goal is reached. Otherwise, the conditions in C are not completely satisfied, the fault is still undetectable.

(iv) The infinite loop includes IN but excludes k

and OUT, the case is similar to (iii).

IV. TEST GENERATION PROCEDURES FOR MICROPROCESSORS

Microprocessors are widely used components in digital systems. In Section III we have developed a formal procedure to find input patterns for detecting a given function fault in digital systems. But it will not be very efficient to detect all function faults in a microprocessor exhaustively. Therefore, we need test generation procedures to test microprocessors. For instance, once we detect that the microprocessor cannot execute multiplication instruction correctly, we can use the procedure in Section III to detect every given function fault in RTL description for multiplication.

Two criteria can be used for judging the effectiveness of a test procedure. One is the fault coverage, another is the efficiency, including the time needed for test generation and testing. The more faults a test procedure covers and the higher efficiency it has, the better it will be. Thatte and Abraham, in their significant contribution [2], gave eight procedures for detecting four types of function faults. For the register decoding function fault, [2] combines READ and WRITE decoding faults into one. In this paper, to increase fault coverage, we test WRITE and READ decoding faults separately. On the other hand, for improving the efficiency we use one procedure to test several types of function faults to shorten the computing time. As a matter of fact, when we test register decoding function, correct execution of $1 \rightarrow R$ means that the instruction decoding for this instruction, the data transfer and storage for data 1 and the register decoding for writing R are all correct. There are some other differences between [2] and this paper. We check three types of instruction decoding faults simultaneously instead of individually as shown in Procedure 2-4 of [2]. We present a cover matrix to guarantee the consideration of all possible data transfer paths from one register to another and between ALU and registers. Shrink the matrix each time after a chain is formed until all register transfers are covered.

In this section, we present three procedures to test five types of faults. Here we restrict ourselves to detect single permanent functional fault. For example, R_1/R_2 is a single register decoding functioned fault: which uses R_2 whenever R_1 appears in a RTL statement. We also consider single data transfer function faults, for example, fault $R_1 \rightarrow R_2/\overline{R_1} \rightarrow R_2$, means $\overline{R_1}$ instead of R_1 is transferred into R_2 .

4.1 Testing Register Decoding and Data Storage Faults

<u>Definition 9</u>: $R = \{R_1, \ldots, R_n\}$ is called the <u>explicit</u> register set if and only if R_i ($1 \le i \le n$) can be a source register or the destination register of at least one instruction.

<u>Definition 10</u>: WRITE $(R_i) = \{I_1^i, \dots, I_{s_i}^i\}$ is the

shortest instruction sequence for writing register R_i from IN, READ (R_i) can similarly be defined.

Here IN and OUT are the input and output data buses for the CPU. Notice that the sequence WRITE $(R_{\underline{i}})$ and READ $(R_{\underline{i}})$ may not be unique. The corresponding

destination register sequence is denoted by

{WRITE
$$(R_i)$$
 = { $R_D(I_1), \dots, R_D(I_{s_i})$ }, where
 $R_D(I_{s_i}) = R_i$

The writing distance is

 $||WRITE (R_{i})|| = s_{i}$ Similarly define READ(R_{i}) = {I_{1}^{i}, I_{2}^{i}, \dots, I_{t_{i}}^{i}} {READ(R_{i})} = {R_{D}(I_{1}^{i}), \dots, R_{D}(I_{t_{i}}^{i})} where RD(I_{t_{i}}^{i}) = OUT

 $||READ(R_i)|| = t_i$

The following lemmaes are obvious, hence their proofs are omitted.

different from each other. The same argument holds for $\{READ(R_i)\}$.

Lemma 2: If register R is in the ith position of a writing (reading) sequence, it will be in the ith position of any other writing (reading) sequence.

In order to write (read) all registers without disturbing the others, we write into (read out from) registers in the order of decreasing (increasing) writing (reading) distance. The following sequences are obtained

Writing order = $R_1^{w}, R_2^{w}, \dots, R_n^{w}$ Reading order = $R_1^{r}, R_2^{r}, \dots, R_n^{r}$

The register sequence for writing R_i^{w} should not go thourgh R_j^{w} for all j<i. The register sequence for reading R_i^{r} should not go through R_j^{r} for all j>i.

Notice that for any register R, there exists at least a writing sequence $\{WRITE(R_i)\}$ such that $Re\{WRITE(R_i\}\}$. From Lemma 1-3, we can partition all registers into various levels according to their position in writing sequence, as shown in Fig. 4. We may have register transfer statements in the RTL description performing transfer at the same level or from a higher level to a lower level or from J^{th} level to $(J+i)^{th}$ level. But it is impossible to transfer from J^{th} level to $(J+i)^{th}$ level ($i\geq 2$) (otherwise the $(J+i)^{th}$ level, Howeyer, it is possible to transfer from $(J+i)^{th}$ level to J^{th} level for $i\geq 1$. Furthermore, depending upon the RTL description, it is not necessary to have transfer statement from any register to any other register. From now on, we order R_1, \ldots, R_n according to their level as $R_1^I, \ldots, R_{n1}^I, R_{11}^{II}, \ldots, R_{n2}^{II}, \ldots, R_1^N, \ldots,$



Figure 4

In order to test register decoding function fault, we need to write all registers with different data and read out respectively to check the contents of the registers. To test register storage fault, we need to write every register with a specified data to check if there exist any stuck-at faults and bridging faults [7,8] in some bits of the registers. The procedure is given below.

Step 1: Write all registers according to the order
R^W₁,R^W₂,...R^W_n with data 1,2,...,n respectively.
Read R^W₁
Next, write all registers with 1,2,...,n and

read R^{W}_{2} .

Repeat above process for $R^{W}_{3}, \ldots, R^{W}_{n}$ until R^{W}_{n} is read out.

<u>Step 2</u>: Write all registers according to the order $R_1^w, R_2^w, \dots, R_n^w$ with data 1,2,...,n respectively. (This is necessary because in the reading process in Step 1, the contents of some registers may be destroyed.)

<u>Step 3</u>: Write R_{1}^{r} with data $\overline{1}$ (the complement of 0...01). Read all registers according to the order $R_{1}^{r}, R_{2}^{r}, \dots, R_{n}^{r}$. Next write R_{2}^{r} with data $\overline{2}$ and read all registers. Repeat above process for $R_{3}^{r}, \dots, R_{n}^{r}$ until R_{n}^{r} is written with \overline{n} .

Step 4: Repeat Steps 1-3 with data $\overline{1,2},\ldots,\overline{n}$.

<u>Step 5</u>: Apply 1...10...0 to all bits of all registers. For n registers of m bits each, we have mn bits for each pattern.

Repeat this step for the following data:

$$D = \left\{ \begin{array}{c} 11 \dots 1 & 00 \dots 0 & 11 \dots 1 & 00 \dots 0 \\ 11 \dots 100 \dots & 11 \dots 100 \dots & 11 \dots 100 \dots \\ 1010 \dots \dots & 1010 \dots \dots & 1010 \end{array} \right\}$$

<u>Theorem 2</u>: Procedure 1 detects all single register decoding, data storage function faults.

Proof: Let us consider the following three cases:

(i) WRITE register decoding fault R_D/R'_D .

<u>Case 1:</u> If R'_D is a register other than R_D and $R_D = R^W_i, R'_D = R^W_j$ (i $\neq j$), we only consider the i<j case since the i>j case is similar. At Step 1 of Procedure 1, since i<j, writing R^W_i is before writing R^W_j . But due to the fault R^W_i/R^W_j , i will be written into R^W_j instead of R^W_i . When j is written into R^W_j , it erases its previous content. Therefore, "write all registers" results in

 (R^{W}_{i}) = the original content,

 $(R^{W}_{i}) = j$

Next let us consider two conditions when "read R_i " is executed.

<u>Condition 1</u>: If reading register decoding is correct, "read R^{W}_{i} " will obtain the original content of R^{W}_{i} .

- (a) The original content is different from i, the fault is detected.
- (b) The original content is i. The fault is detected when we apply i at Step 4 of Procedure 1.

<u>Condition 2</u>: If reading register decoding is wrong, when read \mathbb{R}^{W}_{i} " is executed, the content of \mathbb{R}^{W}_{j} which is j will be read. Hence, the fault is detected.

<u>Case 2</u>: If $R'_{D} = \phi$ (empty) then nothing is written into R_{D} and after "write R_{D} ", R_{D} keeps its original content. This is the same as Condition 1 of Case 1. <u>Case 3</u>: $R'_{D} = R_{D} \cap R_{D1}$. This means that in the process of writing R_{D} , another register R_{D1} is also simultaneously written with the same information. Suppose $R_{D} = R_{i}^{W}$, $R_{D1} = R_{j}^{W}$, there are two conditions to be considered.

Condition 1: i<j.

At Step 1 of Procedure 1, $\mathbb{R}^{W}_{j} \neq j$ is after $\mathbb{R}^{W}_{i} \neq i$ and thus the fault is masked. Therefore, if READ decoding is correct, the fault cannot be detected by Procedure 1. However, it can be detected by Procedure 2 when the data transfer is tested. If READ decoding is also wrong, "read \mathbb{R}^{W}_{i} "

will read both i and j simultaneously and hence produces the data other than i and hence the fault can be detected.

Condition 2: i>j

At Step 1 of Procedure 1, R^{w}_{j} +j before R^{w}_{i} +i but due to the fault, i is written into both R^{w}_{i} and R^{W}_{j} which destroys the original content of R^{W}_{j} . The fault is detected when "Read R^{W}_{j} " since (R^{W}_{j}) becomes i instead of j.

(ii) READ register decoding fault R_D/R'_D

The proof is similar to (i) hence it is omitted.

(iii) Data storage fault $(R_{\rm p})/(R_{\rm p})$ '

 $\frac{Procedure 1, writing and reading R_D with data i and i will detect stuck-at faults in any bits, writing and reading R_D with data given by D in$

Step 5 will detect any bridging faults among register bits.

4.2 Testing Data Transfer and Instruction Decoding Faults

After Procedure 1, we have covered the data transfer paths in {WRITE(R_i)} and {READ(R_i)} (1 \le i \le n, but we have not covered all data transfer paths among registers and paths from ALU (arithmetic logic unit) to registers. In this subsection, we will give some procedures for detecting all data transfer and M-class (manipulation class) instruction decoding and manipulation function faults.

Definition 11: The (n+1) x (n+1) matrix

is called the <u>ith step transfer cover matrix</u> where

- $\begin{pmatrix} 1 & IN + R, exists but has not been covered after \\ the i ^{j} th step test. \end{pmatrix}$
- $a_{0j}^{i} = \begin{cases} d & IN+R_{j} \text{ exists but has been covered after the} \\ i^{th} & step test. \end{cases}$
 - 0 $IN \rightarrow R_i$ does not exist.
 - 1 $R \rightarrow OUT$ exists but has not been covered after j th the ith step test.
- $a_{j0}^{i} = \begin{cases} d & R_{j} \rightarrow OUT \text{ exists but has been covered after the} \\ i^{\text{th}} & \text{step test.} \end{cases}$
 - 1 0000 00000
 - 0 R, \rightarrow OUT does not exist.
 - $\begin{pmatrix} 1 & R & \text{start} \\ k & j \\ \text{the i}^{\text{th}} \\ \text{step test.} \end{pmatrix}$
- $a_{kj}^{i} = \begin{cases} d & R_{k} \rightarrow R_{j} \text{ exists but has been covered after the} \\ i^{th} \text{ step test.} \end{cases}$
 - $\binom{0}{R_k} R_i$ does not exist.

Obviously, A_{0} can be produced based on the instruction set. $a_{ij}^{a=1}$ if and only if there exists an instruction performing $R_i \rightarrow R_j$. After Procedure 1, $a^1_{ij} = d$ if and only if $R_i \rightarrow R_j$ is included in some $\{WRITE(R_s)\}$ or $\{READ(R_s)\}$.

Example:

The register transfer relations corresponding to matrix ${\rm A}_{\rm O}$ is shown in Figure 5.





Suppose

$$\{ \text{WRITE}(\mathbf{R}_{1}) \} = \{ \mathbf{R}_{1} \}, \{ \text{READ}(\mathbf{R}_{1}) \} = \{ \mathbf{R}_{1}, \mathbf{R}_{3} \}, \\ \{ \text{WRITE}(\mathbf{R}_{2}) \} = \{ \mathbf{R}_{2} \}, \{ \text{READ}(\mathbf{R}_{2}) \} = \{ \mathbf{R}_{2}, \mathbf{R}_{5} \}, \\ \{ \text{WRITE}(\mathbf{R}_{3}) \} = \{ \mathbf{R}_{3} \}, \{ \text{READ}(\mathbf{R}_{3}) \} = \{ \mathbf{R}_{3} \}, \\ \{ \text{WRITE}(\mathbf{R}_{4}) \} = \{ \mathbf{R}_{1}, \mathbf{R}_{4} \}, \{ \text{READ}(\mathbf{R}_{4}) \} = \{ \mathbf{R}_{4}, \mathbf{R}_{6} \} \\ \{ \text{WRITE}(\mathbf{R}_{5}) \} = \{ \mathbf{R}_{3}, \mathbf{R}_{5} \}, \{ \text{READ}(\mathbf{R}_{5}) \} = \{ \mathbf{R}_{5} \}, \\ \{ \text{WRITE}(\mathbf{R}_{6}) \} = \{ \mathbf{R}_{1}, \mathbf{R}_{5}, \mathbf{R}_{6} \} \text{and} \{ \text{READ}(\mathbf{R}_{6}) \} = \{ \mathbf{R}_{6} \},$$

then

$$A_{1} = \begin{pmatrix} 0 & d & d & 0 & 0 & 0 \\ 0 & 0 & 1 & d & d & 0 \\ 0 & 1 & 0 & 1 & 0 & d & 0 \\ 0 & 1 & 0 & 1 & 0 & d & 0 \\ 0 & 1 & 0 & 0 & 0 & 1 & d \\ d & 0 & 1 & 0 & 1 & 0 & d \\ d & 0 & 0 & 1 & 1 & 0 & 0 \end{pmatrix}$$

<u>Definition 12</u>: A sequence of all registers $C^{1} = \{R_{1}^{i}, R_{2}^{i}, \dots, R_{n}^{i}\}$

is called a <u>chain</u> if and only if there exist the following data transfer paths:

$$IN \rightarrow R^{i}_{1} \rightarrow R^{i}_{2} \rightarrow \dots \rightarrow R^{i}_{n} \rightarrow OUT$$

The set of chains $\{c^1, c^2, \ldots, c^m\}$ is called a <u>complete</u> <u>chain set</u> if and only if any register transfer path specified by one instruction is included in at least one chain in the set.

Example: As shown above, from A₁, we see

$$a^{1}_{12}=a^{1}_{21}=1$$
, $a^{1}_{23}=a^{1}_{32}=1$, $a^{1}_{41}=1$, $a^{1}_{52}=1$,
 $a^{1}_{45}=a^{1}_{54}=1$, $a^{1}_{63}=1$ and $a^{1}_{64}=1$.

The complete chain set of A, is

$$C^{1} = \{R_{3}, R_{2}, R_{1}, R_{4}, R_{5}, R_{6}\}$$

$$C^{2} = \{R_{2}, R_{5}, R_{6}, R_{4}, R_{1}, R_{3}\}$$

$$C^{3} = \{R_{2}, R_{1}, R_{5}, R_{4}, R_{6}, R_{3}\}$$

$$C^{4} = \{R_{3}, R_{5}, R_{2}, R_{1}, R_{4}, R_{6}\}$$

$$C^{5} = \{R_{1}, R_{2}, R_{3}, R_{5}, R_{4}, R_{6}\}$$

Note that the d's in matrix A are "don't cares". To form a complete chain we can use these d entries. After we get the complete chain set of A_1 , we can test all data transfer paths between any two registers.

Our testing scheme is illustrated in Fig. 6 with the step-by-step procedure given below.

IN
$$\Rightarrow$$
 Rⁱ₁ \Rightarrow Rⁱ₂ \Rightarrow Rⁱ₃ \Rightarrow ... \Rightarrow Rⁱ_n \Rightarrow OUT
Initiali-
zation \Rightarrow 1
 \Rightarrow 2 1
 \Rightarrow 3 2 1
 \Rightarrow 1 \Rightarrow 2 1
 \Rightarrow 1 \Rightarrow 1
 \Rightarrow 2 1
 \Rightarrow 1 \Rightarrow 1
 \Rightarrow 2 1
 \Rightarrow 1 \Rightarrow 1
 \Rightarrow 1 \Rightarrow 1 \Rightarrow 1
 \Rightarrow 1 \Rightarrow 1 \Rightarrow 1 \Rightarrow 1
Rotation 1 \Rightarrow n \Rightarrow n-1 \Rightarrow n-2 \Rightarrow ... \Rightarrow 1 \Rightarrow 1

Figure 6

Procedure 2: Testing data transfer, M-class instruction decoding faults

For all chains in the complete chain set of A_1 , for example $C^{i} = \{R_1^{i}, R_2^{i}, \dots, R_n^{i}\}$, do the following steps:

<u>Step 1</u>: <u>Initialization</u> /*write C¹ with data {n,n-1,...,3,2,1}*/

Write all registers in C^{i} with data {n,n-1,...,3,2,} according to the order R^{w}_{1} , R^{w}_{2} ,..., R^{w}_{n} by using the following:

1) write R_{1}^{i} with data 1.

Read all registers according to the order $R_{1}^{r}, R_{2}^{r}, \dots R_{n}^{r}$ to check to see if $(R_{1}^{i})=1$ and the other registers keep their original contents.

2)
$$R_1^{+1}, R_2^{+R_1}, R_1^{+2}$$
.

Read all registers according to the order $R^{r}_{1}, R^{r}_{2}, \ldots, R^{r}_{n}$.

3)
$$R^{i}_{1} \leftarrow 1, R^{i}_{2} \leftarrow R^{i}_{1}, R^{i}_{1} \leftarrow 2, R^{i}_{3} \leftarrow R^{i}_{2}, R^{i}_{2} \leftarrow R^{i}_{1}, R^{i}_{3}$$

and read all registers.

Continue the process until $\{R_1^i, R_2^i, ..., R_n^i\} = \{n, n-1, ..., 1\}$. In each substep, the data expected in the chain are shift right to the next register and R_1^i is written with a new data, then all registers are read according to the order $R_1^r, R_2^r, ..., R_n^r$. Note that in the above process, +3

we read all registers at each substep so that we can check to see if the contents of any other

registers are changed when $R^{i}_{j} \rightarrow R^{i}_{j+1}$. The purpose is to remedy the deficiency of Procedure 1 mentioned in the proof of Theorem 2, Item (i), Case 3, Condition 1.

circulating (rotating) shift the data n,n-1,...,l to the right one register. From the output we can observe the data sequence 1,2,3,...,n.

Step 3: Repeat Steps 1-2 using the following
patterns:

 $\overline{n},\overline{n-1},\ldots,\overline{3},\overline{2},\overline{1}$

<u>Step 4</u>: Apply 1...10...0 to all bits of all registers. For n registers of m bits each, we have mn bits for each pattern. Repeat above steps for the following data given by D in Step 5 of Procedure 1.

<u>Step 5:</u> <u>Initialization</u>: This step is the same as Step 1 without reading.

<u>Step 6: Rotation for manipulation</u>: For every manipulation in M-class instructions, take the

first group of registers in C^1 as the source registers, the next register as the destination register, execute the instruction.

Take the addition as an example, the following operations are performed.

$$R^{i}_{1} + R^{i}_{2} + R^{i}_{3}$$

$$R^{i}_{2} + R^{i}_{3} + R^{i}_{4}$$

$$R^{i}_{3} + R^{i}_{4} + R^{i}_{5}$$
...
$$R^{i}_{n-2} + R^{i}_{n-1} + R^{i}_{n}$$

and then rotate to output.

<u>Theorem 3</u>: Procedure 2 is capable of detecting all data transfer and T-class (transfer), M-class (manipulation) instruction decoding function faults if the complete chain set exists.

4.3 Testing data manipulation faults

We now present Procedure 3 for M-class instructions which includes all kinds of data manipulation statements in RTL description to detect data manipulation function faults by using different operands.

Procedure 3: Detecting data manipulation function faults

For every M-class instruction, do the following:

<u>Step 1</u>: Write all registers with 1,2,...,n according to the order of $\mathbb{R}^{W}_{1}, \mathbb{R}^{W}_{2}, \dots, \mathbb{R}^{W}_{n}$.

<u>Step 2</u>: Take any specified registers as source registers, take another as destination register, select proper operands, write them in. Here "proper operands" means that they can easily cause the wrong result of the operation. The selection is difficult if the logical level description of the functional unit is not available. In this case, more input patterns are needed.

Step 3: Execute the instruction to be tested.

<u>Step 4</u>: Read all registers according to the order $R_1^r, R_2^r, \dots, R_n^r$. By analyzing contents of

 R_i (1≤i≤n) obtained in Step 4, we may detect the

data manipulation function faults if it occurs.

V. CONCLUSION

Since the behavior instead of the detailed implementation of a VLSI chip is known to the users of the IC chips, RTL (Register Transfer Language) seems to be an effective tool for describing the behavior of a digital system. From the results in this paper, it is interesting to know that once the behavior of a digital system is described by RTL, similar ideas used in testing generation for stuck-at faults can be pushed up to RTL level with each RTL statement as a "component" of the system. For a given functional fault, this paper presents a procedure to generate all possible test patterns. For a new product of microprocessor, this paper presents three procedures to generate test for detecting five types of function faults. All procedures given in this paper can be programmed (Due to the page limitation, the proof for Theorem 3 has been omitted.)

REFERENCES

- S.Y.H. Su and Y.I. Hsieh; "Testing Functional Faults in Digital Systems Described by Register Transfer Language," Digest of papers, 1981 Test Conference, pp. 447-457. Revised version published in Journal of Digital Systems, June 1982.
- [2] S.M. Thatte and J.A. Abraham, "Test Generation for Microprocessors," IEEE Transactions on Computers, pp. 429-441, June 1980.
- J.A. Abraham and S.M. Thatte, "Fault Coverage of Test Programs for a Microprocessor," Digest of Papers, 1979 Test Conference, pp. 18-22.
- [4] S.Y.H. Su, "A Survey of Computer Hardware Description Languages in the U.S.A.," Computer, Dec. 1974, pp. 45-51.
- [5] Intel 8080 Microprocessor Systems User's Manual, Intel Corporation, Santa Clara, California, September 1975.
- [6] S.M. Thatte and J.A. Abraham, "A Methodology for Functional Level Testing of Microprocessors," Digest of Papers FTCS-8, 1978, pp. 90-95.
- [7] M. Karpovsky and S.Y.H. Su, "Detecting Bridging and Stuck-at Faults at Input and Output Pins of Standard Digital Components," Proceedings of 17th Design Automation Conference, pp. 494-505, June 1980.
- [8] M. Karpovsky and S.Y.H. Su, "Detection and Location of Input and Feedback Bridging Faults Among Input and Output Lines," IEEE Transactions on Computers, pp. 523-527, June 1980.