Power-constrained CMOS scaling limits | IBM Journals & Magazine | IEEE Xplore