CMOS scaling beyond the 100-nm node with silicon-dioxide-based gate dielectrics | IBM Journals & Magazine | IEEE Xplore