Processor subsystem interconnect architecture for a large symmetric multiprocessing system | IBM Journals & Magazine | IEEE Xplore