Skip to main content

PVT: Unified Reduction of Test Power, Volume, and Test Time Using Double-Tree Scan Architecture

Buy Article:

$107.14 + tax (Refund Policy)

The double-tree scan (DTS) architecture was originally proposed for reducing power consumption in test mode. In this paper, we show that DTS supports variability of loading the same test vector to the scan path dynamically. This feature enhances linear independence of broadcast based compression, which in consequence, reduces the test application time and test data volume under external testing. Unlike the linear scan chain, there are multiple paths from the source to the sink in the DTS. Thus, each pattern can be loaded into scan chains in different ways, to break the correlation in traditional broadcast loading mode. Combining the flexibility of DTS with the broadcast-scan architecture to load different DTS-based scan chains simultaneously, we reduce test data and test application time.

Keywords: EXTERNAL TESTING; NONLINEAR SCAN-PATH ARCHITECTURE; TEST DATA REDUCTION; TEST POWER MINIMIZATION; TEST TIME REDUCTION

Document Type: Research Article

Publication date: 01 October 2010

More about this publication?
  • The electronic systems that can operate with very low power are of great technological interest. The growing research activity in the field of low power electronics requires a forum for rapid dissemination of important results: Journal of Low Power Electronics (JOLPE) is that international forum which offers scientists and engineers timely, peer-reviewed research in this field.
  • Editorial Board
  • Information for Authors
  • Subscribe to this Title
  • Terms & Conditions
  • Ingenta Connect is not responsible for the content or availability of external websites
  • Access Key
  • Free content
  • Partial Free content
  • New content
  • Open access content
  • Partial Open access content
  • Subscribed content
  • Partial Subscribed content
  • Free trial content