Skip to main content

Targeting System-Level and Kernel-Level Optimizations of Computer Vision Applications on Embedded Systems

Buy Article:

$107.14 + tax (Refund Policy)

Accelerating computer vision applications for Advanced Driver Assistance Systems (ADAS) is not a trivial task. Indeed, ADAS require real-time update rates at high image resolution. The task of accelerating computer vision applications falls into two major axes: system-level optimizations and kernel-level optimizations. The formal accelerate the whole use-case while the latter act at kernel or function granularity. In this paper, we propose an approach to target both system-level and kernel-level optimizations on different hardware architectures. While system-level optimizations cover for instance memory bandwidth loading and inter-processor communication, kernel-level optimizations accelerate single kernels. Our approach consists in merging OpenVX framework and Numerical Template Toolbox (NT 2) Library. OpenVX gives a close attention to system-level optimizations and enables hardware vendors to implement customized accelerated imaging and vision algorithms. NT 2 library accelerates kernels on different architectures with a minimal cost of rewriting, based on generative programming model. We test our approach on different computer vision kernels employed in ADAS. We target different acceleration techniques such as vectorization and shared memory parallelization. We perform our experiments on ×86 architecture as well as on Nvidia Tegra X1 ARM cores. We manage to execute OpenVX hardware customized kernels in both architectures with zero rewriting cost thanks to NT 2. Also, it is worth noting that we get the same performances on both architectures.

Keywords: ADAS; COMPUTER VISION; HETEROGENEOUS ARCHITECTURES; HPC; PARALLEL COMPUTING

Document Type: Research Article

Publication date: 01 December 2017

More about this publication?
  • The electronic systems that can operate with very low power are of great technological interest. The growing research activity in the field of low power electronics requires a forum for rapid dissemination of important results: Journal of Low Power Electronics (JOLPE) is that international forum which offers scientists and engineers timely, peer-reviewed research in this field.
  • Editorial Board
  • Information for Authors
  • Subscribe to this Title
  • Terms & Conditions
  • Ingenta Connect is not responsible for the content or availability of external websites
  • Access Key
  • Free content
  • Partial Free content
  • New content
  • Open access content
  • Partial Open access content
  • Subscribed content
  • Partial Subscribed content
  • Free trial content