Architectural Power Analysis for Intellectual Property-Based Digital System
The main goal of power estimation is to optimize the power consumption of a electronic design. Power is a strongly pattern dependent function. Input statistics greatly influence on average power. We solve the pattern dependence problem for intellectual property (IP) designs. In this paper, we present a power macro-modelling technique at architectural level for the digital electronic systems composed of IP components by using the statistical knowledge of their primary inputs/outputs. During the characterization process, the sequence of an input stream is generated by a genetic algorithm using input metrics. Then, a Monte Carlo zero delay simulation is performed and a power dissipation macro-model function is built from power dissipation results. From then on, this macro-model function can be used to estimate the power dissipation of the system just by using the statistics of the IPs primary inputs/outputs. In our experiments with the test IP system, the average error is 26%.
Keywords: DIGITAL SYSTEM; GENETIC ALGORITHM; INTELLECTUAL PROPERTY; LUT; MONTE CARLO SIMULATION; POWER ESTIMATION; POWER MACRO-MODELLING; RTL
Document Type: Research Article
Publication date: 01 December 2007
- The electronic systems that can operate with very low power are of great technological interest. The growing research activity in the field of low power electronics requires a forum for rapid dissemination of important results: Journal of Low Power Electronics (JOLPE) is that international forum which offers scientists and engineers timely, peer-reviewed research in this field.
- Editorial Board
- Information for Authors
- Subscribe to this Title
- Terms & Conditions
- Ingenta Connect is not responsible for the content or availability of external websites
- Access Key
- Free content
- Partial Free content
- New content
- Open access content
- Partial Open access content
- Subscribed content
- Partial Subscribed content
- Free trial content