28nm Atom-Switch FPGA: Static Timing Analysis and Evaluation

Xu BAI; Ryusuke NEBASHI; Makoto MIYAMURA; Kazunori FUNAHASHI; Naoki BANNO; Koichiro OKAMOTO; Hideaki NUMATA; Noriyuki IGUCHI; Tadahiko SUGIBAYASHI; Toshitsugu SAKAMOTO; Munehiro TADA

doi:10.1587/transele.2021FUS0005

Special Section on Fundamentals and Applications of Advanced Semiconductor Devices

28nm Atom-Switch FPGA: Static Timing Analysis and Evaluation

Xu BAI, Ryusuke NEBASHI, Makoto MIYAMURA, Kazunori FUNAHASHI, Naoki BANNO, Koichiro OKAMOTO, Hideaki NUMATA, Noriyuki IGUCHI, Tadahiko SUGIBAYASHI, Toshitsugu SAKAMOTO, Munehiro TADA

Author information

Xu BAI
NanoBridge Semiconductor, Inc.
Ryusuke NEBASHI
NanoBridge Semiconductor, Inc.
Makoto MIYAMURA
NanoBridge Semiconductor, Inc.
Kazunori FUNAHASHI
NanoBridge Semiconductor, Inc.
Naoki BANNO
NanoBridge Semiconductor, Inc.
Koichiro OKAMOTO
NanoBridge Semiconductor, Inc.
Hideaki NUMATA
NanoBridge Semiconductor, Inc.
Noriyuki IGUCHI
NanoBridge Semiconductor, Inc.
Tadahiko SUGIBAYASHI
NanoBridge Semiconductor, Inc.
Toshitsugu SAKAMOTO
NanoBridge Semiconductor, Inc.
Munehiro TADA
NanoBridge Semiconductor, Inc.

Keywords: FPGA, atom switch, non-volatile, resistive-change memory (RRAM), programmable logic, static timing analysis (STA)

JOURNAL RESTRICTED ACCESS

2022 Volume E105.C Issue 10 Pages 627-630

DOI https://doi.org/10.1587/transele.2021FUS0005

Browse “Advance online publication” version

Details

Abstract

A static timing analysis (STA) tool for a 28nm atom-switch FPGA (AS-FPGA) is introduced to validate the signal delay of an application circuit before implementation. High accuracy of the STA tool is confirmed by implementing a practical application circuit on the 28nm AS-FPGA. Moreover, dramatic improvement of delay and power is demonstrated in comparison with a previous 40nm AS-FPGA.

Corresponding author

Register with J-STAGE for free!