BRIEF PAPER Special Section on Analog Circuits and Their Application Technologies A 0.6-V 41.3-GHz Power-Scalable Sub-Sampling PLL in 55-nm CMOS DDC

Sangyeop LEE^{†a)}, Kyoya TAKANO[†], Shuhei AMAKAWA[†], Takeshi YOSHIDA[†], Members, and Minoru FUJISHIMA[†], Fellow

SUMMARY A power-scalable sub-sampling phase-locked loop (SS-PLL) is proposed for realizing dual-mode operation; high-performance mode with good phase noise and power-saving mode with moderate phase noise. It is the most efficient way to reduce power consumption by lowering the supply voltage. However, there are several issues with the low-supply millimeter-wave (mmW) SSPLL. This work discusses some techniques, such as a back-gate forward body bias (FBB) technique, in addition to employing a CMOS deeply depleted channel process (DDC).

key words: sub-sampling PLL, low-supply-voltage, power-scalable, millimeter-wave, CMOS deeply depleted channel (DDC)

1. Introduction

From 2020, the fifth generation (5G) wireless systems were widely used worldwide. In addition to them, 5G applications employing millimeter-wave (mmW) frequency bands (i.e., Frequency Range 2 (FR2, 24.26–52.5 GHz)) are ready to be used by users. They will make higher-data-rate wireless communications collaborating with beamform-ing/tracking abilities.

Meanwhile, it is one of the significant challenges to reduce the power consumption of such mmW devices for base stations or users with realizing sufficient phase noise features for high-order modulation data transmission. One of the most efficient ways is to lower the power supply voltages for those devices. Moreover, a power-saving option, such as a power-scalable characteristic of a certain RF system, is needed, especially for user devices. However, it is not so easy for the phase-locked loops (PLLs) because there are many sub-components consisting of them. In addition, there are trade-offs between phase noise and power consumption [1]. There are numerous works to lower the supply voltage of the sub-sampling PLLs (SSPLLs), which show good phase noise characteristics [2]-[4]. However, the design methodology to lower the supply voltage was not cleared for mmW PLLs.

In this work, we employ two methods to realize lowsupply voltage power-scalable mmW SSPLL with moderate phase-noise performances; one is to use a CMOS deeply depleted channel (DDC) process, which shows the low threshold voltage and high operation frequency (i.e., f_{max}) [5]–[8].

[†]The authors are with the Hiroshima University, Higashihiroshima-shi, 739–8530 Japan.

a) E-mail: sangyeop@ieee.org

Moreover, a back-gate forward-body-bias (FBB) technique is applied to reduce the threshold voltage furthermore [2] since there is a performance limitation under low-supply voltage for some components, such as an injection-locked frequency divider (ILFD) and a charge pump (CP).

2. Proposed Sub-Sampling PLL

Figure 1 shows a proposed SSPLL. In general, the SSPLL requires a frequency-locked loop, such as a conventional charge-pump PLL (CPPLL) [9], [10], which consists of a phase/frequency detector (PFD) with a phase-insensitive dead zone (DZ), a CP, a loop filter (LF), a divider (e.g., total division ratio: N), and a VCO. For mmW SSPLLs, wide-lock-range ILFDs are required [11]. After the frequency locking with the CPPLL operation, a sub-sampling operation starts phase locking using a sub-sampling charge pump (SSCP). Due to the sub-sampling operation, the SSPLL can achieve lower in-band phase noise than conventional PLLs, since the generated SSPD/SSCP noise characteristics are not multiplied by N^2 [9].

In Fig. 1, two pairs of SSPD/pulser/SSCP are employed to compensate for amplitude and phase mismatches of high-frequency VCO outputs and leakage canceling via the SSPD transistors [11]. An input buffer amplifies the input signal and generates differential clocks from the single-end input. In addition, a voltage doubler (VD) is applied to double the input amplitude of the clocks for SSPDs. It helps the on-resistance of the sampling transistor of the SSPD lower.

Figure 2 (a) depicts a cross-coupled VCO, which employs transmission lines (characteristic impedance: $Z_0 \approx$



Copyright © 2023 The Institute of Electronics, Information and Communication Engineers

Manuscript received November 4, 2022.

Manuscript revised February 24, 2023.

Manuscript publicized April 6, 2023.

DOI: 10.1587/transele.2022CTS0001



Fig. 2 (a) VCO topology with buffers, (b) delay cell, (c) 4-stage ILFD with a differential injection, and (d) simulated lock-range results of the ILFD when $V_{\rm DD}$ =1 V/0.6 V.

50Ω). It is based on nMOS common-source amplifiers for low-supply-voltage operation. It also includes commonsource output buffers to drive sub-components such as an ILFD, and SSPDs. For measurement, an open-drain nMOS buffer is used. For fine frequency tuning, an nMOS-type varactor is employed. A back-gate FBB technique can be applied to nMOS transistors. From the post-layout simulation results, the tuning range was 41.13–41.68 GHz and 40.57– 41.12 GHz under the supply voltage of 1 V ($V_G = 0.5$ V) and 0.6 V ($V_G = 0.3$ V), respectively. The range was not matched because of the lack of coarse tuning capability.

Figures 2 (b)–(d) shows the circuit topology of a 40-GHz input divide-by-4 ILFD and its post-layout simulation results. The four-stage ILFD using differential injection from the VCO is employed to maximize the lock range when the division ratio is 4. In Fig. 2 (d), the lock range, when the input voltage amplitude was 0.3 V, was 31.6–41.9 GHz and 37.0–41.0 GHz under the supply voltage of $V_{DD} = 1 \text{ V}$ ($V_G = 0.5 \text{ V}$, $V_T = 0.3 \text{ V}$) and 0.6 V ($V_G = 0.3 \text{ V}$, $V_T = 0.17 \text{ V}$), respectively. The back-gate FBB technique was applied to nMOS and pMOS transistors.

Figures 3 (a) and (b) depict a pseudo-frequencydoubled SSPD/CP (FD-SSPDCP), including two pairs of SSPD/pulser/SSCP. In the SSPD, the parasitic capacitance of the transistors (SSCPs) is used for sample and hold operation. Ground-biased nMOSs cancel leakage from VCO outputs in hold operation [2], [11]. In Fig. 3 (b), the circuit topology of the SSCP is indicated. From the post-layout simulation results in Figs. 3 (c) and (d), it shows the operation range (versus the tuning voltage V_{TUNE}). The SSCP can be operated due to the back-gate FBB technique under the low-supply voltage of 0.6 V, as shown in Fig. 3 (d).

Figure 4 (a) shows the circuit topology of the conventional voltage doubler, which consists of two capacitors and nMOS/pMOS transistors [12]. When the input clock fre-



Fig.3 (a) Pseudo frequency-doubled SSPD/CP (FD-SSPDCP) [11], (b) SSCP topology (i.e., SSCP1, SSCP2). Simulated output current results of the SSCP ($V_{SAMN1} = V_{SAMN2} = V_{SAMP1} = V_{SAMP2} = V_{DD}/2$, $V_{UP2} = V_{UP2B} = V_{DD}$, and $V_{DN2} = V_{DN2B} = 0$) when (c) $V_{DD} = 1 \text{ V}$ and (d) $V_{DD} = 0.6 \text{ V}$.



Fig.4 (a) Voltage doubler topology and (b) simulated time-domain results when $V_{\text{DD}} = 1 \text{ V}/0.6 \text{ V}$. (c) On/off resistance of an nMOS transistor for the SSPD and simulated resistance results of the transistor versus V_{GS} .

quency was 625 MHz, it can amplify the input amplitude of the clocks, as shown in the post-layout simulation results (Fig. 4 (b)). Figures 4 (c) and (d) indicate the on/off resistance of an nMOS transistor for the SSPD [3], [4]. Generally, the ratio between on/off resistance should be higher for an ideal sample and hold operation since the amplitude of output swing from SSPD affects in-band phase noise oriented from both the SSPD and the SSCP [4]. When $V_{\rm GS} = 0$ V, the off resistance of *R* was 181 kΩ. When $V_{\rm GS} = 0.6$ V and 1 V, the on-resistance of *R* were 132 and 101 Ω, respectively. By employing the voltage doubler, they can be reduced to 99.0 and 92.9 Ω, respectively (when $V_{\rm GS} = 1.1$ V and $V_{\rm GS} = 1.8$ V).

3. Measurement Results

Figure 5 (a) depicts a chip micrograph of the SSPLL, which was fabricated using a 55-nm CMOS DDC process. The total chip size, including RF and DC pads, is $1.42 \times 0.800 \text{ mm}^2$. Figure 5 (b) shows an on-wafer measurement system. The chip was measured using a signal generator (SG), spectrum analyzers (SAs), and a signal source analyzer (SSA). The back-gate forward body biases of $V_{BP} = 0 \text{ V}$, and $V_{BN} = 0.6 \text{ V}$ were employed under the supply voltage of 0.6 V, though they were not enabled when the power supply was 1 V. The total power consumption under the supply voltage of 0.6 V was 20.0 mW (52.6 mW when $V_{DD} = 1 \text{ V}$), including that of the ILFD (power consumption of 13.2 mW and 18.2 mW under 0.6 V and 1 V, respectively). The chip also consumed 12.4 mW to enable the frequency lock loop (excluding the ILFD).

Figures 6 (a) and (b) show the measured spectra of the SSPLL output (RF_{OUT}) at 41.3 GHz under the 1-V and 0.6-V supply voltages, respectively. Due to employing the proposed FD-SSPDCP, the spurs of -49.2 dB and -39.8 dB at $2 \times f_{REF}$ have occurred, respectively.

Figure 6 (c) indicates the measured phase noise in the free-running mode ($V_{\text{TUNE}} = 0$ V) and the SSPLL mode, in

addition to that of the reference signal (645 MHz). They were degraded at about 2 MHz owing to the external noise of the measurement system. The proposed SSPLL presents a 100-kHz-offset phase noise of -92.0 dBc/Hz, and a 705-fs RMS jitter (integrated from 1 kHz to 40 MHz) when $V_{\text{DD}} = 0.6 \text{ V}$, while a 224-fs RMS jitter was achieved when $V_{\text{DD}} = 1 \text{ V}$. By rejecting the external noise at about 2 MHz, the measured RMS jitter was 399 fs and 195 fs under 0.6 V and 1 V, respectively.

Table 1 gives a performance summary and comparison with other PLLs operating above 25 GHz. The proposed SS-PLL shows good in-band phase noise characteristics compared with them of other PLLs and power scalability.



Fig. 5 (a) Chip microscope and (b) on-wafer measurement system.

D.C	TT 1	17	C	C	37	DM	IDN I [†]	т †	D	ΓM^{\dagger}	
Ref.	Iech.	$V_{\rm DD}$	Jout	Jref	IN	PN _{in-band}	IPN	J _{RMS}	$P_{\rm DC}$	FOM ⁺	Area
		(V)	(GHz)	(GHz)		(dBc/Hz)	(dBc)	(fs)	(mW)	(dB)	(mm^2)
This	55 nm	0.6	41.3	0.645	64	-92.0	-17.8	705	20.0	-230.0	0.784♡
work	CMOS DDC	(w/FBB)				@100 kHz	(1 k-40 M)	(1 k-40 M)	(w/o FLL)		
		1.0	41.3	0.646		-99.3	-27.7	224	52.6	-235.8	
						@100 kHz	(1 k-40 M)	(1 k-40 M)	(w/o FLL)		
[11]	40 nm	0.65, 0.9	45.0	1.41	32	-98.7	-40.5	47.4	114.6	-245.9	0.4
	CMOS					@100 kHz	(0.1 k-40 M)	(0.1 k-40 M)			(core)
[13]	250 nm	3.3	40.0	0.050	800	-92.5	-34.7	104	323	-236.2	0.45
	BiCMOS					@100 kHz	(1 k-100 M)	(1 k-100 M)			(core)
[14]	65 nm	1.0	40.5	0.1	405	-96△	-26.8	228	8.8	-243.3	0.6
	CMOS					@200 kHz	(10 k-100 M)	(10 k-100 M)			(core)
[15]	40 nm	0.9,1	62.6	0.04	1566	-89.7	-23.9	230	42	-236.5	0.15
	CMOS					@200 kHz	(1 k-100 M)	(1 k-100 M)			(core)
[16]	65 nm	1	60.5	0.040	1512	-78.5	-28.8	290	32	-235.7	1.43♡
	CMOS					@100 kHz	(10 k-40 M)	(10 k-40 M)			
[17]	65 nm	1.1△	29.3	2.25	13	-92.8	-39.1	85.6	24.3	-247.5	0.47♡
	CMOS					@100 kHz	(1 k-100 M)	(1 k-100 M)			

Table 1 Performance summary and comparison of PLLs above 25 GHz.

[†] Integrated phase noise (IPN), RMS jitter (J_{RMS}). [‡]FoM = $20 \log_{10} (J_{RMS}/1 s) + 10 \log_{10} (P_{DC}/1 mW)$. ^{∇}Chip area excluding pads. ^{\triangle}Estimated from measured results.



Fig.6 Measured frequency spectra (a) when $V_{DD} = 1$ V and (b) $V_{DD} = 0.6$ V. (c) Measured phase noise of the 0.645-GHz reference, the free-running VCO, and the SSPLL when $V_{DD} = 1$ V and $V_{DD} = 0.6$ V.

4. Conclusion

This work presented a 0.6-V/1.0-V supply power-scalable SSPLL, which employed the back-gate FBB technique and the CMOS DDC process. Furthermore, the voltage doubler was applied to the SSPD to reduce the on-resistance of the transistor. Thanks to them, we demonstrated the SS-PLL operation at 41.3 GHz with 62%-reduced power con-

sumption and the 705-fs RMS jitter (228-fs RMS jitter when $V_{\text{DD}} = 1 \text{ V}$) under the supply voltage of 0.6 V. In the future, such a dual-mode power-scalable PLL must be required for 5G mmW applications; a power-saving PLL with lower than 5 mW (e.g., under the supply voltage of 0.6 V) for 64QAM data transmission and a high-performance PLL (e.g., under 1 V) for 256QAM data transmission.

Acknowledgments

This work was supported in part by United Semiconductor Japan Co., Ltd., and VLSI Design and Education Center (VDEC), the University of Tokyo in collaboration with Cadence Design Systems and Mentor Graphics, Inc.

References

- B. Razavi, "Jitter-power trade-offs in PLLs," IEEE Trans. Circuits Syst. I, vol.68, no.4, pp.1381–1387, April 2021.
- [2] S. Ikeda, S.-Y. Lee, H. Ito, N. Ishihara, and K. Masu, "A 0.52-V 5.7-GHz low noise sub-sampling PLL with dynamic threshold MOSFET," Proc. IEEE A-SSCC, pp.365–368, Nov. 2014.
- [3] S. Ikeda, S.Y. Lee, H. Ito, N. Ishihara, and K. Masu, "A 0.5 V 5.96-GHz PLL with amplitude-regulated current-reuse VCO," IEEE Microwave Wireless Compon. Lett., vol.27, no.3, pp.302–303, March 2017.
- [4] Z. Zhang et al., "A 0.65-V 12–16-GHz sub-sampling PLL with 56.4-fs_{rms} integrated jitter and -256.4-dB FoM," IEEE J. Solid-State Circuits, vol.55, no.6, pp.1665–1683, June 2020.
- [5] K. Fujita, Y. Torii, M. Hori, J. Oh, L. Shifren, P. Ranade, M. Nakagawa, K. Okabe, T. Miyake, K. Ohkoshi, M. Kuramae, T. Mori, T. Tsuruta, S. Thompson, and T. Ema, "Advanced channel engineering achieving aggressive reduction of VT variation for ultra-low-power applications," Proc. IEEE IEDM, pp.32.3.1–32.3.4, Dec. 2011.
- [6] R. Dong, K. Katayama, K. Takano, S. Lee, T. Yoshida, S. Amakawa, and M. Fujishima, "79–85GHz CMOS amplifier with 0.35V supply voltage," Proc. IEEE EuMIC, pp.37–40, Sept. 2018.
- [7] S. Lee, S. Amakawa, T. Yoshida, and M. Fujishima, "A 0.4-V 29-GHz-bandwidth power-scalable distributed amplifier in 55-nm CMOS DDC process," IEICE Trans. Electron., vol.E105-C, no.10, pp.561–564, Oct. 2022.
- [8] A. Kobayashi and K. Niitsu, "Low-voltage gate-leakage-based timer using an amplifier-less replica-bias switching technique in 55-nm DDC CMOS," IEEE Open J. Circuits Syst., vol.1, pp.107–114, July 2020.
- [9] X. Gao, E.A.M. Klumperink, M. Bohsali, and B. Nauta, "A low noise sub-sampling PLL in which divider noise is eliminated and PD/CP noise is not multiplied by N²," IEEE J. Solid-State Circuits, vol.44, no.12, pp.3253–3263, Dec. 2009.
- [10] X. Gao, E.A.M. Klumperink, G. Socci, M. Bohsali, and B. Nauta, "Spur reduction techniques for phase-locked loops exploiting a subsampling phase detector," IEEE J. Solid-State Circuits, vol.45, no.9, pp.1809–1821, Sept. 2010.
- [11] S. Lee, K. Takano, S. Hara, R. Dong, S. Amakawa, T. Yoshida, and M. Fujishima, "A –40-dBc integrated-phase-noise 45-GHz subsampling PLL with 3.9-dBm output and 2.1% DC-to-RF efficiency," Proc. IEEE RFIC J., pp.175–178, June 2019.
- [12] S. Kalla, V. Tyagi, and V. Rana, "A novel DC-DC switched capacitor based voltage multiplier," Analog Integrated Circuits and Signal Processing, vol.112, no.1, pp.19–28, April 2022.
- [13] Y. Chen, L. Praamsma, N. Ivanisevic, and D.M.W. Leenaerts, "A 40GHz PLL with -92.5dBc/Hz in-band phase noise and 104fs-RMSjitter," Proc. IEEE RFIC J., pp.31–32, June 2017.

- [14] H. Wang and O. Momeni, "Low-power and low-noise millimeter-wave SSPLL with subsampling lock detector for automatic dividerless frequency acquisition," IEEE Trans. Microw. Theory Techn., vol.69, no.1, pp.469–481, Jan. 2021.
- [15] V. Szortyka, Q. Shi, K. Raczkowski, B. Parvais, M. Kuijk, and P. Wambacq, "21.4 A 42mW 230fs-jitter sub-sampling 60GHz PLL in 40nm CMOS," Proc. IEEE ISSCC, pp.366–367, Feb. 2014.
- [16] T. Siriburanon, S. Kondo, M. Katsuragi, H. Liu, K. Kimura, W. Deng, K. Okada, and A. Matsuzawa, "A low-power low-noise mm-wave subsampling PLL using dual-step-mixing ILFD and tail-coupling quadrature injection-locked oscillator for IEEE 802.11ad," IEEE J. Solid-State Circuits, vol.51, no.5, pp.1246–1260, May 2016.
- [17] S. Yoo, S. Choi, J. Kim, H. Yoon, Y. Lee, and J. Choi, "A low-integrated-phase-noise 27–30-GHz injection-locked frequency multiplier with an ultra-low-power frequency-tracking loop for mm-wave-band 5G transceivers," IEEE J. Solid-State Circuits, vol.53, no.2, pp.375–388, Feb. 2018.