IEICE Transactions on Electronics
Online ISSN : 1745-1353
Print ISSN : 0916-8524
Special Section on Analog Circuits and Related SoC Integration Technologies
Duty Cycle Corrector for Pipelined ADC with Low Added Jitter
Zhengchang DUJianhui WUShanli LONGMeng ZHANGXincun JI
Author information
JOURNAL RESTRICTED ACCESS

2009 Volume E92.C Issue 6 Pages 864-866

Details
Abstract

A wide range, low jitter Duty Cycle Corrector (DCC) based on continuous-time integrator is proposed. It introduces little added jitter in the sampling edge, which make it good candidate for pipelined ADC application. The circuit is implemented in CMOS 0.35µm 2P4M Mixed Signal process. The experimental results show the circuit can work for a wide frequency range from 500kHz to 280MHz, with a correction error within 50%±1% under 200MHz, and the acceptable duty cycle can be as wide as 1-99% for low frequency inputs.

Content from these authors
© 2009 The Institute of Electronics, Information and Communication Engineers
Previous article Next article
feedback
Top