Low-Jitter Design for Second-Order Time-to-Digital Converter Using Frequency Shift Oscillators

Keisuke OKUNO; Toshihiro KONISHI; Shintaro IZUMI; Masahiko YOSHIMOTO; Hiroshi KAWAGUCHI

doi:10.1587/transfun.E98.A.1475

Special Section on Design Methodologies for System on a Chip

Low-Jitter Design for Second-Order Time-to-Digital Converter Using Frequency Shift Oscillators

Keisuke OKUNO, Toshihiro KONISHI, Shintaro IZUMI, Masahiko YOSHIMOTO, Hiroshi KAWAGUCHI

Author information

Keywords: TDC, FSO, jitter, design methodology

JOURNAL RESTRICTED ACCESS

2015 Volume E98.A Issue 7 Pages 1475-1481

DOI https://doi.org/10.1587/transfun.E98.A.1475

Details

Abstract

We present a low-jitter design for a 10-bit second-order frequency shift oscillator time-to-digital converter (FSOTDC). As described herein, we analyze the relation between performance and FSOTDC parameters and provide insight to support the design of the FSOTDC. Results show that an oscillator jitter limits the FSOTDC resolution, particularly during the first stage. To estimate and design an FSOTDC, the frequency shift oscillator requires an inverter of a certain size. In a standard 65-nm CMOS process, an SNDR of 64dB is achievable at an input signal frequency of 10kHz and a sampling clock of 2MHz. Measurements of the test chip confirmed that the measurements match the analyses.

Corresponding author

Register with J-STAGE for free!