IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences
Online ISSN : 1745-1337
Print ISSN : 0916-8508
Regular Section
Realization of Autonomous Clock Synchronization for Power Packet Dispatching
Yanzi ZHOU, Ryo TAKAHASHI, Takashi HIKIHARA
Author information
Keywords: system modeling, CPPLL, clock synchronization, power packet
JOURNAL RESTRICTED ACCESS

2015 Volume E98.A Issue 2 Pages 749-753

Details
Download PDF (766K)
Download citation RIS

(compatible with EndNote, Reference Manager, ProCite, RefWorks)

BIB TEX

(compatible with BibDesk, LaTeX)

Text
How to download citation
Contact us
Abstract

In this letter, we establish a model of a digital clock synchronization method for power packet dispatching. The first-order control is carried out to a specified model to achieve the clock synchronization. From the experimental results, it is confirmed that power packets were recognized under autonomous synchronization.

Content from these authors
© 2015 The Institute of Electronics, Information and Communication Engineers
Previous article Next article
Favorites & Alerts

Recently viewed articles
Announcements from publisher
Share this page
feedback
 Top