

LETTER

Design for Delay Fault Testability of 2-Rail Logic Circuits

Kentaro KATO^{†a)}, Kazuteru NAMBA^{††}, Members, and Hideo ITO^{††}, Fellow

SUMMARY This paper presents a scan design for delay fault testability of 2-rail logic circuits. The flip flops used in the scan design are based on master-slave ones. The proposed scan design provides complete fault coverage in delay fault testing of 2-rail logic circuits. In two-pattern testing with the proposed scan design, initial vectors are set using the set-reset operation, and the scan-in operation for initial vectors is not required. Hence, the test application time is reduced to about half that of the enhanced scan design. Because the additional function is only the set-reset operation of the slave latch, the area overhead is small. The evaluation shows that the differences in the area overhead of the proposed scan design from those of the standard scan design and the enhanced scan design are 2.1 and –14.5 percent on average, respectively.

key words: 2-rail logic circuits, design for testability, delay fault testing, scan design, set-reset operation

1. Introduction

As technology advances into the deep-submicron regime, designs are becoming increasingly more sensitive to various noise sources [1], [2]. Excessive noise causes performance degradation and signal integrity problems [3]. It corrupts the system-level data integrity. It also significantly affects the timing performance. Two-rail logic circuits (TRLCs) are expected to ensure the data integrity of today's deep sub-micron devices [4]. Although TRLC offers strong error detection during normal operation, a chip including TRLCs needs off-line test as conventional commercial chips after manufacturing. This paper targets the off-line test of a chip including TRLCs.

The area of a TRLC is about twice as large as that of the single-rail logic circuit. It has a bad influence on the test costs. Therefore, test cost reduction of TRLCs is more important than that of single-rail logic circuits. It is now widely accepted that stuck-at fault testing can no longer satisfactorily test the functionality of fabricated integrated circuits in nanometer technologies. Unfortunately, traditional functional at-speed testing suffers from huge amount of test development costs, and limited effectiveness. Furthermore, limited test access to internal registers makes application of at-speed functional tests impractical.

Scan-based testing can significantly improve the controllability and observability, and thus it is a practical ap-

proach for large-sized complicated circuits fabricated in nanometer technologies. Some previous works related to the scan based delay fault testing are shown as follows. Broadside testing, skewed-load testing, and enhanced scan testing are well-known scan based delay fault testing techniques [5], [6]. The broad-side and skewed-load testing use the standard scan design, and thus the area overheads for those methods are not high. However, fault coverage is low because those methods permit the application of only strongly limited test patterns to circuit under test (CUT). The enhanced scan design achieves complete fault coverage [5]. However, the scan flip flop for the scan design requires additional redundant latches. These additional latches give bad influence on the area overhead. These works do not focus on TRLCs but single-rail circuits. No previous scan design has focused on TRLCs. Sparmann et al. researched the testability of unate gate network [7], [8]. Since TRLCs are unate, their results are applicable to TRLCs. However, they showed no concrete DFT architecture.

This paper presents a scan design for delay fault testability of TRLCs. The flip flops used in the scan design are based on master-slave ones. Conventional scan designs for single-rail logic circuits, such as the standard scan design and the enhanced scan design, can be applied to 2-rail logic circuits. But the proposed scan design, which focuses on 2-rail logic circuits, achieves complete delay fault coverage unlike standard scan-based delay fault testing, and lower area overhead than the enhanced scan design.

The rest of this paper is organized as follows. Section 2 briefly explains the definition of TRLCs and the delay fault testing. Section 3 presents the detail of the proposed scan design. Section 4 evaluates the proposed scan design. Finally, Sect. 5 concludes this paper.

2. Preliminaries

In preparation for the later discussions, some notations and definitions will be presented first. In a 2-rail logic, a variable x is represented by a pair of signals (x_0, x_1) . Thus 1-bit data of a 2-rail logic is represented 2-bit data shown as follows.

$$x = 0 \iff (x_0, x_1) = (0, 1)$$

$$x = 1 \iff (x_0, x_1) = (1, 0)$$

Figure 1 shows the basic gate expression of 2-rail logic functions. Especially, logic negation of 2-rail logic circuits

Manuscript received July 1, 2008.

Manuscript revised October 17, 2008.

[†]The author is with the Graduate School of Science and Technology, Chiba University, Chiba-shi, 263–8522 Japan.

^{††}The authors are with the Graduate School of Advanced Integration Science, Chiba University, Chiba-shi, 263–8522 Japan.

a) E-mail: kato@office.chiba-u.jp

DOI: 10.1587/transinf.E92.D.336




Fig. 1 Conversion from basic logic elements of single-rail circuits to the corresponding ones of 2-rail logic circuits.

is realized by crossed two lines. Therefore, it does not require NOT gates unlike single-rail circuits. Thus, the basic logic elements of the 2-rail logic circuits are only AND gate and OR gate.

Sparmann et al. showed the universal delay fault test sets which can achieve complete fault coverage for any unate gate network (UGN) realization [8][†].

3. Proposed Scan Design

This section describes the detail of the proposed scan design with delay fault testability for TRLCs. In two-pattern testing with the proposed scan design, the initial vectors are set using the set-reset operation. It reduces both the test application time and area overhead compared with the conventional enhanced scan design.

3.1 Overview of the Proposed DFT

Figure 2 illustrates a typical self-checking TRLC with the proposed DFT. The circuit consists of a 2-rail logic combinational block labeled TRL Logic, flip flops, and an error checker circuit E. The TRL Logic has the primary inputs, $x_{00}x_{10}, \dots, x_{0i}x_{1i}, \dots, x_{0(l-1)}x_{1(l-1)}$, the primary outputs, $f_{00}f_{10}, \dots, f_{0i}f_{1i}, \dots, f_{0(m-1)}f_{1(m-1)}$, the pseudo inputs, $z_{00}z_{10}, \dots, z_{0i}z_{1i}, \dots, z_{0(n-1)}z_{1(n-1)}$, and the pseudo outputs, $y_{00}y_{10}, \dots, y_{0i}y_{1i}, \dots, y_{0(n-1)}y_{1(n-1)}$. The pseudo inputs $z_{0i}z_{1i}$ are connected to the outputs of $FF_{0i}FF_{1i}$. The pseudo outputs $y_{0i}y_{1i}$ are connected to the inputs of $FF_{0i}FF_{1i}$. The error checker circuit E has the inputs connected to the outputs of $FF_{0i}FF_{1i}$ and the primary output set $f_{0i}f_{1i}$. In this figure, the input lines from the primary output set $f_{0i}f_{1i}$ are left out for the convenience of space. It has an output line *Err*. The output *Err* is activated if a fault occurs. The input *Scan In* is the scan input, and the output *Scan Out* is the scan output. The inputs S_0 and S_1 control the output value of slave latch of each FF_{ij} .

3.2 Architecture of Proposed Scan Design

Figure 3 illustrates the detail of the proposed scan design. In this figure, the proposed flip flops, $FF_{00}, FF_{10}, \dots, FF_{0i}, FF_{1i}, \dots, FF_{0(n-1)}, FF_{1(n-1)}$ are arranged vertically. The flip flop FF_{ji} consists of the master latch L_{Mji} and the slave latch L_{Sji} . The inputs S_0 and S_1 are set-reset inputs. Unlike




Fig. 2 A self-checking TRLC applied proposed DFT.

normal set-reset inputs, the inputs control only the values of slave latches. The values of master latches are independent of the inputs. The inputs are not connected to the master latches, but connected to the slave latches.

The detail of the slave latch with the set and reset function is shown in Fig. 4(a). The value of the output of the slave latch is controlled using the set-reset operation when it is opened. The latch comprises two 2-input NAND gates and two CMOS switches. The NAND gate G_0 has two inputs, S_0 and D . The output is connected to an input of G_1 . The other input of G_1 is S_1 . The output of G_1 is Q . The clock signal *Clk* controls the CMOS switches. When $Clk = 1$, $S_0 = 1$, $S_1 = 1$, the latch is closed. When $Clk = 0$, the latch is opened. When the latch is opened, assigning $S_1 = 0$ makes $Q = 1$. Assigning $S_0 = 0$ and $S_1 = 1$ makes $Q = 0$. These two operations are used to set the initial vector all-0 or all-1 in the delay fault test sequence. Setting $S_0 = 1$ and $S_1 = 1$ connects the input D to the output Q , directly.

3.3 Delay Fault Testing in Proposed Scan Design

Here, delay fault testing with the proposed scan design is

[†]The assumed delay fault model of the proposed method is the same as that of the paper [8]. The test set shown in the paper [8] sensitizes all path system robustly. On the circuits which pass the test with the test set, any transitions launched on the inputs can be observed within the determined critical delay, if the transitions can propagate to the outputs. It is explained as follows according to a general path delay fault model [5]. All robust testable faults can be tested. Non-robust testable faults and functional sensitizable faults, whose sensitization is interfered with the delay of the other paths, are tested when the device meets the condition for the sensitization of the faults. Otherwise, the faults are not tested. All the functional unsensitizable faults can not be tested.





Fig. 3 Proposed scan design.

explained. We explain the sequence from the scan-in operation of a test pattern to the scan-out operation of the test response. There are two types of path delay faults, one is rising path delay fault for a rising transition at the input and the other is a falling path delay fault for a falling transition at the input. The delay fault test sequence of testing of rising path delay fault is divided into the following three steps.


Step 1 The transitional vector is scanned in through scan input *Scan In*, and set $S_0 = 0$ and $S_1 = 1$ to set the slave latches all-0.

Step 2 Set $S_0 = 1$ and $S_1 = 1$ to apply the value stored in the master latch. The operation launches transitions to CUT.

Step 3 One clock later, the test response is captured. After




(a) Slave latch with set and reset lines.



(b) Typical level sensitive latch.

Fig. 4 Comparison of the structure of latches.



(1) Scan-in transitional vector, and reset slave latches, $L_{S00} - L_{S11}$

for setting all-0 initial vector

(2) Execute test

(3) Scan-out test response

Fig. 5 Timing chart of the proposed delay fault test sequence for TRLCs.

that, it is retrieved with scan-out operation.

Figure 5 shows the timing chart for $n = 2$. In case of the testing of falling path delay fault, $S_0 = 1$ and $S_1 = 0$ to set the slave latches all-1 in the last 0.5 cycles of Step 1 instead of $S_0 = 0$ and $S_1 = 1$. Since the number of flip flops is $2n$, the scan-in and scan-out operations (Step 1 and Step 3) require $2n$ clock cycles. Step 2 requires 2 clock cycles.

Therefore, the test application time TAT_{SR} is calculated by the following formula:

$$TAT_{SR} = TP_{SR} (2n + 2) + 2n, \quad (1)$$

where TP_{SR} is the number of the test patterns for the proposed scan design. This formula is the same as that of the broad-side testing and the skewed-load testing. However the number of test patterns is different. Thus, the test application time is different from each other.

The test application time of the enhanced scan design TAT_{enh} is calculated by the following formula:

$$TAT_{enh} = TP_{enh} (4n + 1) + 2n. \quad (2)$$

The required time for applying a test pattern of the proposed scan design is about the half of that of the enhanced scan design. It is because the proposed scan design does not require scan-in operation of the initial vectors. It gives good influence on the test application time. However, the constraint that the proposed scan design allow only all-0 and all-1 vectors may give bad influence on the number of test patterns TP_{SR} . They are evaluated in Sect. 4.

4. Evaluation

It is proved that the two-pattern testing of TRLCs with only all-0 and all-1 initial vectors achieves complete fault coverage [8]. Here, we evaluate the area overhead, the fault coverage, and the test application time.

No scan design for TRLCs has been proposed. For the reference of the evaluation, the area of the proposed flip flop is compared with those of the standard scan design and the enhanced scan design. In addition, the area overhead of TRLCs applied the proposed scan design is compared with those applied the standard scan design and the enhanced scan design. In this evaluation, the standard scan flip flop and the enhanced scan flip flop are comprised of master and slave latches like the proposed scan flip flop. The area overhead of the scan flip flop is calculated by the formula, $100.0 \times (AR_{eval_ff} / AR_{norm_ff} - 1)$, where AR_{eval_ff} is the area of the evaluated scan flip flop, and AR_{norm_ff} is that of the normal flip flop. The area overhead of the scan design is calculated by the formula, $100.0 \times (AR_{eval_2rc} / AR_{norm_2rc} - 1)$, where AR_{eval_2rc} is the area of TRLCs with the evaluated scan design, and AR_{norm_2rc} is the area of TRLCs with no scan design. Note that in this formula, the area of circuits includes the error checker circuit E. Each flip flop is implemented by the standard cells of Rohm 0.35 μm design rule. Table 1 shows the evaluation result of the area overhead of the flip flops. The AR and AO columns show the area of each flip flop and the area overhead, respectively. The area overhead of the standard scan flip flop, the enhanced scan flip flop, and the proposed scan flip flop are 34.9%, 80.0%, and 45.1%, respectively. Therefore, the area overhead of the proposed scan flip flop is about 1.3 times as large as the one of the standard scan flip flop. It is about the half of the one of the enhanced scan flip flop.

Table 1 Comparison of area overhead of flip flops.

FF	AR	AO
Master slave	0.495	-
Standard scan	0.668	34.9
Enhanced scan	0.891	80.0
Proposed scan	0.768	45.1

AR: Area of FF (μm^2)

AO: Area overhead (%)

Table 2 Comparison of area overhead of scan design.

circuits	Normal AR	Std. scan		Enh. scan		SR scan	
		AR	AO	AR	AO	AR	AO
s713	5.1	5.8	12.9	6.8	33.2	6.0	16.6
s832	5.4	5.6	3.6	5.9	8.4	5.7	4.5
s838.1	9.4	10.5	11.9	12.3	30.3	10.8	15.0
s953	10.5	11.6	10.2	13.1	24.7	11.9	13.0
s1238	11.7	12.3	5.3	13.3	13.5	12.5	6.8
s1494	0.9	1.1	23.1	1.4	59.6	1.2	29.8
s5378	52.0	58.5	12.5	68.0	30.8	60.1	15.5
s35932	518.1	580.2	12.0	672.2	29.7	595.1	14.9
s38417	457.7	515.0	12.5	603.9	31.9	527.7	15.3
Average	-	-	12.5	-	29.1	-	14.6

AR: Area of circuit ($\times 10^{-2} \text{mm}^2$), AO: Area overhead (%)

Table 2 shows the evaluation result of the area overhead of the scan designs. In this evaluation, ISCAS 89 benchmark circuits are used. The circuits column shows the name of each benchmark circuit. The column Normal AR shows the area of circuits with normal flip flops, i.e., applied no scan design. The columns Std. scan, Enh. scan, SR scan show the area and area overhead of circuits applied the standard scan design, the enhanced scan design, and the proposed scan design, respectively. In these columns, the sub-column AR shows the area, and the sub-column AO shows the area overhead. The area overhead of the standard scan design, the enhanced scan design, and the proposed scan design are 12.5%, 29.1%, and 14.6% on average, respectively. The difference of area overhead between the proposed scan design and the standard one is 2.1 percent point on average. The difference of that between the proposed scan design and the enhanced one is 14.5 percent point.

The difference of area overhead between the proposed scan design and the standard scan design is due to the difference of the structure of the slave latches of each scan flip flop. The structure of the slave latch of the proposed scan flip flop is shown in Fig. 4(a). The structure of the standard scan flip flop is shown in Fig. 4(b). The normal latch has two inverters, while the slave latch for the proposed scan design has two NAND gates. Therefore, the difference is the same as the difference of area between two NAND gates and two inverter gates. On the other hand, the difference of area between the enhanced scan flip flop and the standard scan flip flop is just a standard latch.

Therefore, the difference between the proposed scan flip flop and the enhanced scan flip flop is calculated by $D_{E-S} - D_{SR-S}$, where D_{E-S} is the difference of the area between the enhanced scan flip flop and the standard scan flip flop, and D_{SR-S} is the difference of the area between the

Table 3 Comparison of fault coverage between the standard scan design and the proposed scan design.

circuits	#RP	#SP		FC	
		Std. scan	SR scan	Std. scan	SR scan
b06	336	335	336	99.7	100.0
b07	76,896	68,912	76,896	90.8	100.0
b08	7,730	5,976	7,730	77.3	100.0
b09	4,708	4,214	4,708	89.5	100.0
b10	2,718	2,693	2,718	99.1	100.0

Table 4 Comparison of number of test pattern and test application time between the enhanced scan design and the proposed scan design.

circuits	#TP			TAT		
	TP_{enh}	TP_{SR}	R_{TP}	TAT_{enh}	TAT_{SR}	R_{TAT}
b06	28	27	-3.6	1,054	558	47.1
s5378	483	549	13.7	346,669	197,998	42.9
s35932	447	555	24.2	3,093,567	1,922,646	37.9
Average	-	-	11.4	-	-	42.6

proposed scan flip flop and the standard scan flip flop.

Next, the fault coverage is evaluated. The fault coverage is calculated by the following formula:

$$FC = 100.0 \times \frac{N_{SCAN}}{N},$$

where FC is fault coverage, N_{SCAN} is the number of the robust testable paths in the evaluated scan design, and N is the number of the robust testable paths. It is compared with that of the standard scan design. In this evaluation, some ITC'99 benchmark circuits are used. Table 3 shows the result. The column #RP shows the number of robust testable paths. The column #SP shows the number of robust testable paths in each scan design. The sub-column Std. scan shows the number of robust testable paths in the standard scan design. The sub-column SR scan shows the number of robust testable paths in the proposed scan design. The column FC shows the fault coverage of each scan design. The sub-column Std. scan shows the fault coverage in the standard scan design. The sub-column SR scan shows the fault coverage in the proposed scan design. The fault coverage of the proposed scan design of each circuit is 100.0%, while that of the standard scan design cannot achieves 100.0% fault coverage.

Finally, the evaluation of the test application time is described. Table 4 shows the evaluation result of the difference of the test application time between the enhanced and the proposed scan designs. The column #TP shows the result of the number of test patterns. The column TAT shows the test application time. The subcolumns, TP_{enh} , TP_{SR} , TAT_{enh} , TAT_{SR} show the value of the variables. The meanings of the variables are the same as the Eqs. (1) and (2). The sub-column R_{TP} shows the increase ratio of the test pattern defined by $(TP_{SR}/TP_{enh} - 1) \times 100.0$. The subcolumn R_{TAT} shows the reduction ratio of the test application time defined by $(1 - TAT_{SR}/TAT_{enh}) \times 100.0$. According to the table, the number of test patterns for the proposed scan design is 11.4% larger than that for the enhanced scan design on average. The test application time of the proposed scan design is reduced 42.6% of that of the enhanced scan design.

5. Conclusion

This paper has presented a scan design for delay fault testability of 2-rail logic circuits. The proposed scan design provides complete fault coverage in delay fault testing of 2-rail logic circuits. In two-pattern testing with the proposed scan design, the initial vectors are set using the set-reset operation, and the scan-in operation of initial vectors is not required. Therefore, the test application time is reduced to about half that of the enhanced scan design. Because the additional function is only the set-reset operation of the slave latch, the area overhead is small. The evaluation shows that the difference of the area overhead of the proposed scan design from those of the standard scan design and the enhanced scan design are 2.1 and -14.5 percent point on average, respectively.

Acknowledgment

This research was partially supported by the Grant-in-Aid for Scientific Research (C) No.19560335. This work is supported by VLSI Design and Education Center (VDEC), the University of Tokyo in collaboration with Rohm Corporation, Toppan Printing Corporation, Mentor Graphics, Inc and Synopsys, Inc.

References

- [1] J. Wang, D.M. (Hank) Walker, X. Lu, A. Majhi, B. Kruseman, G. Gronthoud, L.E. Villagra, P.J.A.M. van de Wiel, and S. Eichenberger, "Modeling power supply noise in delay testing," IEEE Design and Test Com., vol.24, no.3, pp.226–234, 2007.
- [2] T. Karnik, P. Hazucha, and J. Patel, "Characterization of soft errors caused by single event upsets in CMOS processes," IEEE Trans. Depend. and Secure Comput., vol.1, no.2, pp.128–143, April-June 2004.
- [3] M. Shoji, High-speed digital circuits, Addison Wesley, 1996.
- [4] Jean-Claude Geffroy, Gilles Motet, Design of Dependable Computing Systems, Springer, 2002.
- [5] A. Krstic and K.-T. Cheng, Delay Fault Testing for VLSI Circuits, Kluwer Academic Publishers, 1998.
- [6] K.-T. Cheng, S. Davadas, and K. Keutzer, "Delay-fault test generation and synthesis for testability under a standard scan design methodology," IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst., vol.12, no.8, pp.1217–1231, Aug. 1993.
- [7] U. Sparmann, H. Muller, and S.M. Reddy, "Minimal delay test sets for unate gate networks," Proc. 5th IEEE Asian Test Symposium (ATS'96), pp.155–163, 1996.
- [8] U. Sparmann, H. Muller, and S.M. Reddy, "Universal delay test sets for logic networks," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol.7, no.2, pp.156–165, June 1999.
- [9] K. Tagami and K. Abe, "Organization and performance evaluation of dual-rail multipliers," IPSJ DA Symposium, pp.43–48, 2005.
- [10] K. Tiri and I. Verbauwhede, "A logic level design methodology for a secure DPA resistant ASIC or FPGA implementation," Proc. 35th IEEE Design Automation and Test in Europe, pp.10246–10251, 2004.
- [11] J. Waddle and D. Wangner, "Fault attacks on dual-rail encoded systems," Proc. 21st Annual Computer Applications Conference, pp.483–494, 2005.

- [12] D. Sokolov, J. Murphy, A. Bystrov, and A. Yakovlev, "Design and analysis of dual-rail circuits for security application," *IEEE Trans. Comput.*, vol.54, no.4, pp.449–460, April 2005.
 - [13] Laung-terng Wang, Cheng-Wen Wu, Xiaoqing, *VLSI Test Principles And Architectures: Design for Testability*, Morgan Kaufmann Pub, 2006.
 - [14] P. Goel and B.C. Rosales, "Test generation & dynamic compaction of tests," in *Digest of Papers 1979 Test Conf.*, pp.189–192, Oct. 1979.
-