# A General Reverse Converter Architecture with Low Complexity and High Performance 

Keivan NAVI ${ }^{\dagger \mathrm{a})}$, Member, Mohammad ESMAEILDOUST ${ }^{\dagger}$, and Amir SABBAGH MOLAHOSSEINI ${ }^{\dagger \dagger}$, Nonmembers


#### Abstract

SUMMARY This paper presents a general architecture for designing efficient reverse converters based on the moduli set $\left\{2^{\alpha}, 2^{2 \beta+1}-1,2^{\beta}-1\right\}$, where $\beta<\alpha \leq 2 \beta$, by using a parallel implementation of mixed-radix conversion (MRC) algorithm. The moduli set $\left\{2^{\alpha}, 2^{2 \beta+1}-1,2^{\beta}-1\right\}$ is free from modulo $\left(2^{k}+1\right)$-type which can result in an efficient arithmetic unit for residue number system (RNS). The values of $\alpha$ and $\beta$ can be selected to provide the required dynamic range (DR) and also to adjust the desired equilibrium between moduli bit-width. The simple multiplicative inverses of the proposed moduli set and also using novel techniques to simplify conversion equations lead to a low-complexity and high-performance general reverse converter architecture that can be used to support different DRs. Moreover, due to the current importance of the 5 n -bit DR moduli sets, we also introduced the moduli set $\left\{2^{2 n}, 2^{2 n+1}-1,2^{n}-1\right\}$ which is a special case of the general set $\left\{2^{\alpha}, 2^{2 \beta+1}-1,2^{\beta}-1\right\}$, where $\alpha=2 \mathrm{n}$ and $\beta=\mathrm{n}$. The converter for this special set is derived from the presented general architecture with higher speed than the fastest state-of-the-art reverse converter which has been designed for the $5 n$-bit DR moduli set $\left\{2^{2 n}, 2^{2 n+1}-1,2^{n}-1\right\}$. Furthermore, theoretical and FPGA implementation results show that the proposed reverse converter for moduli set $\left\{2^{2 n}, 2^{2 n+1}-1,2^{n}-1\right\}$ results in considerable improvement in conversion delay with less hardware requirements compared to other works with similar DR.


key words: residue arithmetic, reverse converter, residue number system (RNS), VLSI architecture

## 1. Introduction

One of the most effective ways to achieve parallelism on arithmetic level in VLSI design is using residue number system (RNS) [1]. Because, RNS has an inherent property to perform addition, subtraction and multiplication without carry-propagation between residue digits, this makes RNS a high-performance alternative number system that can lead to reducing power dissipation and considerable speed-up in digital computing systems [2], [3]. The most important applications of RNS have been reported in the digital signal processing (DSP) area including FIR filters, convolutions, DFT and FFT computations [4]-[7]. Furthermore, the advantages of using redundant RNS to provide easy error detection and correction are well documented [8], [9]. However, the difficulties which have existed in implementation of non-modular RNS operations, as well as the overhead incurred by forward and reverse converters, were preventing the usage of RNS in general-purpose processors. But,

[^0]the recent achievements to perform difficult RNS operations such as sign detection [10], magnitude comparison [11] and scaling [12] promote the increase in applicability of RNS in general-purpose computing systems. The most imperative issue to design efficient RNS systems is appropriate selection of moduli set since the performance of residue arithmetic channels as well as the complexity of forward and reverse converters depends mainly on the form and the number of moduli [13]. The moduli set $\left\{2^{n}, 2^{n}-1,2^{n}+1\right\}$ has attracted a large amount of research for many decades primarily because of simple and balanced moduli. However, its dynamic range ( DR ) is not suitable for current highperformance DSP applications. To overcome this problem, i.e., having large DR together with the advantages of popular set $\left\{2^{n}, 2^{n}-1,2^{n}+1\right\}$, Hariri et al. [14] proposed the 5 n-bit DR moduli set $\left\{2^{n}, 2^{2 n}-1,2^{2 n}+1\right\}$ with its high-speed and low-cost reverse converter. Moreover, the moduli set $\left\{2^{\alpha}\right.$, $\left.2^{\beta}-1,2^{\beta}+1\right\}$, where $\alpha<\beta$, has been introduced by Molahosseini et al. [15] to provide a large dynamic range RNS systems. The reverse converter of [15] relies on a simple and efficient architecture; however, with constraint $\alpha<\beta$, the DR will be concentrated on low-performance moduli $2^{\beta}+1$ and this leads to an increase in the total delay of RNS arithmetic unit. Chavez and Sousa [16] suggested the moduli set $\left\{2^{\alpha}, 2^{\beta}-1,2^{\beta}+1\right\}$, where $\alpha>\beta$. They have tried to decrease the inefficiency of modulo $2^{\beta}+1$ by concentrating DR to efficient modulo $2^{\alpha}$; at the expense of a lower-performance reverse converter than [15]. The moduli sets $\left\{2^{n-1}-1,2^{n}\right.$ $\left.1,2^{n}\right\}[17]$ and $\left\{2^{n}-1,2^{n}, 2^{n+1}-1\right\}[18]$ which are free from modulo $2^{n}+1$ have been also introduced to provide fast RNS arithmetic unit but with more complex reverse converters than those for set $\left\{2^{n}, 2^{n}-1,2^{n}+1\right\}$. Recently, the moduli sets $\left\{2^{2 n}, 2^{n}-1,2^{n \pm 1}-1\right\}[19]$ which are the enhanced versions of these classical three-moduli sets are introduced to provide 4 n -bit DR with reduced-complexity reverse converters. The demands for more parallelism than three moduli persuaded the researchers to investigate additional number of moduli. Hence, several four and five-moduli sets with different DRs have been proposed for RNS [20]-[28]. The researchers have aimed to introduce large DR moduli sets which can lead to efficient internal RNS arithmetic circuits as well as high-performance reverse converters. However, examination of published papers in this area shows that they have not completely reached this aim. In other words, when the researchers achieved fast arithmetic units, inefficient reverse converter is yield and vice versa. Although, some re-
cent works have reported better tradeoffs between performance of the RNS arithmetic unit and reverse converter, there is still a need for moduli sets which can provide highefficiency in arithmetic unit and reverse converter.

In this paper, we propose the moduli set $\left\{2^{\alpha}, 2^{2 \beta+1}-1\right.$, $\left.2^{\beta}-1\right\}$, where $\beta<\alpha \leq 2 \beta$ as a basis to provide large dynamic range RNS systems with adjustable DR and to attain fast RNS arithmetic unit as well as low-complexity reverse converters. Next, we present a general reverse converter architecture based on the moduli set $\left\{2^{\alpha}, 2^{2 \beta+1}-1,2^{\beta}-1\right\}$ to achieve high-performance converters. The presented design is obtained using a parallel and adder-based implementation of the mixed-radix conversion (MRC) algorithm, resulting in a VLSI efficient architecture. Thus, the moduli set $\left\{2^{\alpha}\right.$, $\left.2^{2 \beta+1}-1,2^{\beta}-1\right\}$ can be regarded as a conversion-friendly as well as arithmetic-friendly moduli set, due to its potential to provide efficiency for all parts of RNS. Finally, we present the reverse converter for the 5 n -bit DR special moduli set $\left\{2^{2 n}, 2^{2 n+1}-1,2^{n}-1\right\}$, that is obtained from the general architecture. This converter results in lower conversion delay than the converter design for $\left\{2^{n}, 2^{2 n}-1,2^{2 n}+1\right\}[14]$ which is the fastest known reverse converter in the area of 5 n-bit DR. Moreover, the proposed converter for moduli set $\left\{2^{2 n}\right.$, $\left.2^{2 n+1}-1,2^{n}-1\right\}$ outperforms the best state-of-the-art reverse converters which have been designed for 5 n -bit DR moduli sets $\left\{2^{n}-1,2^{n}, 2^{n}+1,2^{2 n}+1\right\},\left\{2^{n}, 2^{n}-1,2^{n}+1,2^{n-2(n+1) / 2}\right.$ $\left.+1,2^{n+2(n+1) / 2}+1\right\},\left\{2^{n}-1,2^{n}, 2^{n}+1,2^{n-1}-1,2^{n+1}-1\right\}$ and $\left\{2^{n}-\right.$ $\left.1,2^{n}, 2^{n}+1,2^{2 n+1}-1\right\}[25]-[28]$. The remaining sections of the paper are arranged as follows. In Sect. 2, we present the proposed general reverse conversion algorithm with its hardware architecture. The derivation of the reverse converter for the moduli set $\left\{2^{2 n}, 2^{2 n+1}-1,2^{n}-1\right\}$ from the general architecture, evaluation of its performance and comparison with other works are described in Sect. 3. Finally, Sect. 4 concludes the paper.

## 2. The General Reverse Converter Architecture

First, we apply a three-modulus version of MRC to the moduli set $\left\{2^{\alpha}, 2^{2 \beta+1}-1,2^{\beta}-1\right\}$, where $\beta<\alpha \leq 2 \beta$ to obtain the conversion algorithm. Next, to reduce the hardware complexity, some mathematical properties are utilized to simplify the conversion equations. But, to begin, we provide a brief introduction to RNS and MRC followed by a theorem which shows the efficient multiplicative inverses of the proposed set.

### 2.1 RNS and MRC

The basis of each RNS system is a moduli set $\left\{\mathrm{P}_{1}, \mathrm{P}_{2}, \ldots\right.$, $\left.\mathrm{P}_{n}\right\}$ which involves pairwise relatively prime numbers. The DR is defined as $\mathrm{M}=\mathrm{P}_{1} \mathrm{P} 2 \ldots \mathrm{P}_{n}$, so that the regular weighted number $\mathrm{X}<\mathrm{M}$ can be represented as $\left(\mathrm{x}_{1}, \mathrm{x}_{2}, \ldots, \mathrm{x}_{n}\right)$ where $\mathrm{x}_{i}=\mathrm{X} \bmod \mathrm{P}_{i}=|\mathrm{X}|_{P_{i}}$. The following theorem confirms that the moduli set $\left\{2^{\alpha}, 2^{2 \beta+1}-1,2^{\beta}-1\right\}$ can be used for RNS.
Theorem 1: The moduli set $\left\{2^{\alpha}, 2^{2 \beta+1}-1,2^{\beta}-1\right\}$, where $\beta<$ $\alpha \leq 2 \beta$ consists of pairwise relatively prime numbers.

Proof. Consider Euclid's theorem, i.e., GCD (a, b) = GCD (b, a mod b), where the term GCD stands for the greatest common divisor of $a$ and $b$. We have

$$
\begin{align*}
& G C D\left(2^{2 \beta+1}-1,2^{\alpha}\right)=G C D\left(2^{\alpha},-1\right)=1  \tag{1}\\
& G C D\left(2^{\alpha}, 2^{\beta}-1\right)=G C D\left(2^{\beta}-1,2^{\alpha-\beta}\right)  \tag{2}\\
& \quad=G C D\left(2^{\alpha-\beta},-1\right)=1
\end{aligned} \quad \begin{aligned}
& G C D\left(2^{2 \beta+1}-1,2^{\beta}-1\right)=G C D\left(2^{\beta}-1,1\right)=1
\end{align*}
$$

Since all the greatest common divisors of these moduli are equal to one, these numbers are pairwise relatively prime. By MRC [3], [19] the reverse conversion (i.e., translating the residue represented number into its equivalent weighted number), can be done using this equation:

$$
\begin{equation*}
X=Z_{1}+Z_{2} P_{1}+Z_{3} P_{1} P_{2}+\ldots+P_{1} P_{1} \ldots P_{n-1} Z_{n} \tag{4}
\end{equation*}
$$

Where mixed-radix digits can be computed as follows:

$$
\begin{align*}
Z_{1}= & x_{1}  \tag{5}\\
Z_{2}= & \left.\left.\left|\left(x_{2}-Z_{1}\right)\right| P_{1}^{-1}\right|_{P_{2}}\right|_{P_{2}}  \tag{6}\\
Z_{3}= & \left.\left.\left|\left(\left(x_{3}-Z_{1}\right)\left|P_{1}^{-1}\right|_{P_{3}}-Z_{2}\right)\right| P_{2}^{-1}\right|_{P_{3}}\right|_{P_{3}}  \tag{7}\\
& \vdots  \tag{8}\\
Z_{n}= & \mid\left(\left(\left(x_{n}-Z_{1}\right)\left|P_{1}^{-1}\right|_{P_{n}}-Z_{2}\right)\left|P_{2}^{-1}\right|_{P_{n}}\right. \\
& \left.-\ldots-Z_{n-1}\right)\left.\left|P_{n-1}^{-1}\right|_{P_{n}}\right|_{P_{n}}
\end{align*}
$$

Where $\left|P_{i}^{-1}\right|_{P_{j}}$ is denoting the multiplicative inverse of $\mathrm{P}_{i}$ modulo $\mathrm{P}_{j}$.

### 2.2 Multiplicative Inverses

The multiplicative inverses in the form of powers of two can lead to reducing the complexity of the reverse converter, since the required multiplications can be substituted with shift operations. The following lemma introduces the simple multiplicative inverses of the proposed set with their proofs. Lemma 1: The multiplicative inverses for the moduli set $P_{1}, P_{2}, P_{3}=\left\{2^{\alpha}, 2^{2 \beta+1}-1,2^{\beta}-1\right\}$, where $\beta<\alpha \leq 2 \beta$ are $\left|P_{1}^{-1}\right|_{P_{2}}=2^{2 \beta-\alpha+1},\left|P_{1}^{-1}\right|_{P_{3}}=2^{2 \beta-\alpha}$ and $\left|P_{2}^{-1}\right|_{P_{3}}=1$.
Proof: We show that $\left|\left|P_{i}^{-1}\right|_{P_{j}} \times P_{i}\right|_{P_{j}}=1$. Hence,

$$
\begin{align*}
& \begin{aligned}
\left|\left|P_{1}^{-1}\right|_{P_{2}} \times P_{1}\right|_{P_{2}} & =\left|2^{2 \beta-\alpha+1} \times 2^{\alpha}\right|_{2^{2 \beta+1}-1} \\
& =\left|2^{2 \beta+1}\right|_{2^{2 \beta+1}-1}=1 \\
\left|\left|P_{1}^{-1}\right|_{P_{3}} \times P_{1}\right|_{P_{3}} & =\left|2^{2 \beta-\alpha} \times 2^{\alpha}\right|_{2^{\beta-1}}=1
\end{aligned}  \tag{9}\\
&\left|\left|P_{2}^{-1}\right|_{P_{3}} \times P_{2}\right|_{P_{3}}=\left|2^{2 \beta+1}-1\right|_{2^{\beta-1}}=1
\end{align*}
$$

$$
\begin{align*}
& =|2^{2 \beta-\alpha+1}(\underbrace{x_{2,2 \beta} \ldots x_{2,1} x_{2,0}}_{2 \beta+1})|_{2^{2 \beta+1}-1}  \tag{22}\\
& =|2^{2 \beta-\alpha+1}(\underbrace{x_{2,2 \beta} \ldots x_{2, \alpha}}_{2 \beta-\alpha+1} \underbrace{x_{2, \alpha-1} \ldots x_{2,0}}_{\alpha})|_{2^{2 \beta+1}-1} \\
& =\underbrace{x_{2, \alpha-1} \ldots x_{2,0}}_{\alpha} \underbrace{x_{2,2 \beta} \ldots x_{2, \alpha}}_{2 \beta-\alpha+1} \\
L_{2} & =\left|2^{2 \beta-\alpha+1} \times x_{1}\right|_{2^{2 \beta+1}-1} \\
& =\left|2^{2 \beta-\alpha+1}\left(x_{1, \alpha-1} \ldots x_{1,1} x_{1,0}\right)\right|_{2^{2 \beta+1}-1}  \tag{23}\\
& =|2^{2 \beta-\alpha+1}(\underbrace{0 \ldots 00}_{2 \beta-\alpha+1} \underbrace{x_{1, \alpha-1} \ldots x_{1,1} x_{1,0}}_{\alpha})|_{2^{2 \beta+1}-1} \\
& =\underbrace{x_{1, \alpha-1} \ldots x_{1,1}}_{\alpha} \underbrace{0 \ldots 00}_{2 \beta-\alpha+1}
\end{align*}
$$

Lemma 3. $\mathrm{Z}_{3}$ is calculated as below:

$$
\begin{equation*}
Z_{3}=\left|L_{3}+L_{41}+L_{42}+L_{51}+L_{52}+L_{8}\right|_{2^{\beta}-1} \tag{24}
\end{equation*}
$$

Where

$$
\begin{align*}
& L_{3}=\underbrace{x_{3, \alpha-\beta-1} \ldots x_{3,0}}_{\alpha-\beta} \underbrace{x_{3, \beta-1} \ldots x_{3, \alpha-\beta}}_{2 \beta-\alpha}  \tag{25}\\
& L_{41}=\underbrace{x_{1, \alpha-\beta-1} \ldots x_{1,0}}_{\alpha-\beta} \underbrace{x_{1, \beta-1} \ldots x_{1, \alpha-\beta}}_{2 \beta-\alpha}  \tag{26}\\
& L_{42}=\underbrace{x_{1, \alpha-1} \ldots x_{1, \beta+1} x_{1, \beta}}_{\alpha-\beta} \underbrace{0 \ldots 00}_{2 \beta-\alpha}  \tag{27}\\
& L_{51}=\underbrace{\bar{x}_{2, \alpha-\beta-2} \ldots \bar{x}_{2,0}}_{\alpha-\beta-1} \underbrace{\bar{x}_{2,2 \beta} \ldots \bar{x}_{2, \alpha}}_{2 \beta-\alpha+1}  \tag{28}\\
& L_{52}=\underbrace{\bar{x}_{2, \alpha-2} \ldots \bar{x}_{2, \alpha-\beta} \bar{x}_{2, \alpha-\beta-1}}_{\beta} i f\left(L_{1}-L_{2}\right) \geq 0  \tag{29}\\
& L_{8}=\left\{\begin{array}{l}
\underbrace{1 \ldots 11}_{\beta-1} \bar{x}_{2, \alpha-1} \underbrace{0 \ldots 00}_{\beta-2} \bar{x}_{2, \alpha-1} x_{2, \alpha-1} \quad i f\left(L_{1}-L_{2}\right)<0
\end{array}\right. \tag{30}
\end{align*}
$$

Proof. First, (17) can be rewritten as

$$
\begin{equation*}
Z_{3}=\left|2^{2 \beta-\alpha} x_{3}-2^{2 \beta-\alpha} x_{1}-Z_{2}\right|_{2^{\beta}-1} \tag{31}
\end{equation*}
$$

Where, from (21) we have

$$
\begin{equation*}
Z_{2}=\left|L_{1}-L_{2}\right|_{2^{2 \beta+1}-1} \tag{32}
\end{equation*}
$$

The binary vectors $L_{1}$ and $L_{2}$ both are ( $2 \beta+1$ )-bit numbers, so the maximum value of each one can be $2^{2 \beta+1}-1$; However, $\mathrm{L}_{2}$ has $2 \beta-\alpha+1$ bits of zero and also $\mathrm{L}_{1}$ is composed of the bits of the $x_{2}$. We know that at least one of the bits of the $x_{2}$ is equal to zero, since the maximum value of $x_{2}$ is $2^{2 \beta+1}-2$ (due to the fact that $x_{2}$ is a residue in modulo $2^{2 \beta+1}$ 1). Therefore, $L_{1}$ and $L_{2}$ are always less than $2^{2 \beta+1}-1$. As a result, the most positive value of the modular subtraction
of (32) will be less than $2^{2 \beta+1}-1$ and consequently the reduction in modulo $2^{2 \beta+1}-1$ can be removed. Moreover, the most negative value of (32) is higher than $2^{2 \beta+1}-1$. Hence, we only need one corrective addition. Then, (32) can be calculated by

$$
Z_{2}= \begin{cases}L_{1}-L_{2} & \text { if } L_{1}-L_{2} \geq 0  \tag{33}\\ L_{1}-L_{2}+\left(2^{2 \beta+1}-1\right) & \text { if } L_{1}-L_{2}<0\end{cases}
$$

Secondly, careful examination of (23) shows that

$$
\begin{equation*}
L_{2}=\left|2^{2 \beta-\alpha+1} x_{1}\right|_{2^{2 \beta+1}}=2^{2 \beta-\alpha+1} x_{1} \tag{34}
\end{equation*}
$$

Because $\mathrm{x}_{1}$ is a $\alpha$-bit number, so representing it in $2 \beta+1$ bits where $\beta<\alpha \leq 2 \beta$ requires $2 \beta-\alpha+1$ bits of zero before $\mathrm{x}_{1}$. Thus, $(2 \beta-\alpha+1)$-bit circular left shifting of $\mathrm{x}_{1}$ will become the same as $(2 \beta-\alpha+1)$-bit regular left shifting. Now, substituting (34) in (33) yields

$$
Z_{2}=\left\{\begin{array}{ll}
L_{1}-2^{2 \beta-\alpha+1} x_{1} & \text { if }\left(L_{1}-L_{2}\right) \geq 0 \\
L_{1}-2^{2 \beta-\alpha+1} x_{1}+\left(2^{2 \beta+1}-1\right) & \text { if }\left(L_{1}-L_{2}\right)<0
\end{array}(35)\right.
$$

Next, with considering (35) in case of $L_{1}-L_{2} \geq 0$, (31) can be evaluated as

$$
\begin{align*}
Z_{3} & =\left|2^{2 \beta-\alpha} x_{3}-2^{2 \beta-\alpha} x_{1}-\left(L_{1}-2^{2 \beta-\alpha+1} x_{1}\right)\right|_{2^{\beta-1}} \\
& =\left|2^{2 \beta-\alpha} x_{3}+x_{1}\left(2^{2 \beta-\alpha+1}-2^{2 \beta-\alpha}\right)-L_{1}\right|_{2^{\beta-1}}  \tag{36}\\
& =\left|2^{2 \beta-\alpha} x_{3}+2^{2 \beta-\alpha} x_{1}-L_{1}\right|_{2^{\beta-1}}
\end{align*}
$$

In a similar way, for $L_{1}-L_{2} \prec 0$, we obtain the following:

$$
\begin{equation*}
Z_{3}=\left|2^{2 \beta-\alpha} x_{3}+2^{2 \beta-\alpha} x_{1}-L_{1}-\left(2^{2 \beta+1}-1\right)\right|_{2^{\beta}-1} \tag{37}
\end{equation*}
$$

Therefore, in general case, we have

$$
Z_{2}= \begin{cases}|\overbrace{2^{2 \beta-\alpha} x_{3}+2^{2 \beta-\alpha} x_{1}-L_{1}}^{H}|_{2^{\beta-1}} & \text { if } L_{1}-L_{2} \geq 0 \\ \mid H-(38) \\ \left.2^{2 \beta+1}-1\right)\left.\right|_{2^{\beta-1}} & \text { if } L_{1}-L_{2} \prec 0\end{cases}
$$

Now, we must simplify (38) using properties 1 and 2.
First: Let's consider the case $L_{1}-L_{2} \geq 0$. Equation (38) can be rewritten as

$$
\begin{equation*}
Z_{3}=\left|L_{3}+L_{41}+L_{42}+L_{51}+L_{52}+L_{53}\right|_{2^{\beta}-1} \tag{39}
\end{equation*}
$$

Where

$$
\begin{aligned}
L_{3} & =\left|2^{2 \beta-\alpha} x_{3}\right|_{2^{\beta-1}}=|2^{2 \beta-\alpha}(\underbrace{x_{3, \beta-1} \ldots x_{3,1} x_{3,0}}_{\beta})|_{2^{\beta}-1} \\
& =|2^{2 \beta-\alpha}(\underbrace{x_{3, \beta-1} \ldots x_{3, \alpha-\beta}}_{2 \beta-\alpha} \underbrace{x_{3, \alpha-\beta-1} \ldots x_{3,0}}_{\alpha-\beta})|_{2^{\beta}-1} \\
& =\underbrace{x_{3, \alpha-\beta-1} \ldots x_{3,0}}_{\alpha-\beta} \underbrace{x_{3, \beta-1} \ldots x_{3, \alpha-\beta}}_{2 \beta-\alpha} \\
L_{4} & =\left|2^{2 \beta-\alpha} x_{1}\right|_{2^{\beta}-1}=|2^{2 \beta-\alpha}(\underbrace{x_{1, \alpha-1} \ldots x_{1,1} x_{1,0}}_{\alpha})|_{2^{\beta-1}}
\end{aligned}
$$

$$
\begin{align*}
& =|2^{2 \beta-\alpha}(\underbrace{x_{1, \alpha-1} \ldots x_{1, \beta}}_{\alpha-\beta} \underbrace{x_{1, \beta-1} \ldots x_{1,0}}_{\beta})|_{2^{\beta-1}}  \tag{41}\\
& =|2^{2 \beta-\alpha}(\underbrace{x_{1, \alpha-1} \ldots x_{1, \beta}}_{\alpha-\beta} \times 2^{\beta}+\underbrace{x_{1, \beta-1} \ldots x_{1,0}}_{\beta})|_{2^{\beta}-1}
\end{align*}
$$

By splitting (41), we have

$$
\begin{align*}
L_{41} & =|2^{2 \beta-\alpha} \times 2^{\beta} \underbrace{00 \ldots 0}_{2 \beta-\alpha} \underbrace{x_{1, \alpha-1} \ldots x_{1, \beta}}_{\alpha-\beta}|_{2^{\beta-1}}  \tag{42}\\
& =\underbrace{x_{1, \alpha-1} \ldots x_{1, \beta}}_{\alpha-\beta} \underbrace{00 \ldots 0}_{2 \beta-\alpha} \\
L_{42} & =|2^{2 \beta-\alpha}(\underbrace{x_{1, \beta-1} \ldots x_{1,0}}_{\beta})|_{2^{\beta-1}} \\
& =|2^{2 \beta-\alpha}(\underbrace{x_{1, \beta-1} \ldots x_{1, \alpha-\beta}}_{2 \beta-\alpha} \underbrace{x_{1, \alpha} \ldots x_{1,0}}_{\alpha, \alpha-\beta-1})|_{\alpha-\beta} \underbrace{}_{2^{\beta-1}}  \tag{43}\\
& =\underbrace{x_{1, \alpha-\beta-1} \ldots x_{1,0}}_{\alpha-\beta} \underbrace{x_{1, \beta-1} \ldots x_{1, \alpha-\beta}}_{2 \beta-\alpha}
\end{align*}
$$

Subsequently, the reduction of $-L_{1}$ in modulo $2^{\beta}-1$ can be performed by considering (19) as follows

$$
\begin{align*}
L_{5}= & \left|-L_{1}\right|_{2^{\beta}-1}=|-(\underbrace{x_{2, \alpha-1} \ldots x_{2,0}}_{\alpha} \underbrace{x_{2,2 \beta} \ldots x_{2, \alpha}}_{2 \beta-\alpha+1})|_{2^{\beta}-1} \\
= & \mid-(x_{2, \alpha-1} \times 2^{2 \beta}+\underbrace{x_{2, \alpha-2} \ldots x_{2, \alpha-\beta} x_{2, \alpha-\beta-1}}_{\beta} \times 2^{\beta})  \tag{44}\\
& +\left.\underbrace{x_{2, \alpha-\beta-2} \ldots x_{2,0}}_{\alpha-\beta-1} \underbrace{x_{2,2 \beta} \ldots x_{2, \alpha}}_{2 \beta-\alpha+1}\right|_{2^{\beta}-1}
\end{align*}
$$

Now, by separating (44) into three parts, we achieve

$$
\begin{align*}
L_{51} & =|-(\underbrace{x_{2, \alpha-\beta-2} \ldots x_{2,0}}_{\alpha-\beta-1} \underbrace{x_{2,2 \beta} \ldots x_{2, \alpha}}_{2 \beta-\alpha+1})|_{2^{\beta-1}}  \tag{45}\\
& =\underbrace{\bar{x}_{2, \alpha-\beta-2} \ldots \bar{x}_{2,0}}_{\alpha-\beta-1} \underbrace{\bar{x}_{2,2 \beta} \ldots \bar{x}_{2, \alpha}}_{2 \beta-\alpha+1} \\
L_{52} & =|-2^{\beta}(\underbrace{x_{2, \alpha-2} \ldots x_{2, \alpha-\beta} x_{2, \alpha-\beta-1}}_{\beta})|_{2^{\beta}-1}  \tag{46}\\
& =\underbrace{\bar{x}_{2, \alpha-2} \ldots \bar{x}_{2, \alpha-\beta} \bar{x}_{2, \alpha-\beta-1}}_{\beta} \\
L_{53} & =|-2^{2 \beta}(\underbrace{0 \ldots 00}_{\beta-1} x_{2, \alpha-1})|_{2^{\beta}-1}=\underbrace{1 \ldots 11}_{\beta-1} \bar{x}_{2, \alpha-1} \tag{47}
\end{align*}
$$

Secondly: Let's consider the case $L_{1}-L_{2}<0$. Equation (38) can be simplified in the same way as before with only one additional vector to taking into account $-\left(2^{2 \beta+1}-1\right)$. Thus,

$$
\begin{equation*}
Z_{3}=\left|L_{3}+L_{41}+L_{42}+L_{51}+L_{52}+L_{53}+L_{6}\right|_{2^{\beta}-1} \tag{48}
\end{equation*}
$$

Where

$$
\begin{equation*}
L_{6}=\left|-\left(2^{2 \beta+1}-1\right)\right|_{2^{\beta}-1}=|-1|_{2^{\beta}-1}=\underbrace{1 \ldots .110}_{\beta-1} \tag{49}
\end{equation*}
$$

The other binary vectors are previously obtained (40)-(47). The (47) and (49) both have $\beta$-1 bits with constant values. So, we can merge $L_{53}$ and $L_{6}$ to achieve one vector as

$$
\begin{align*}
L_{7} & =\left|L_{53}+L_{6}\right|_{2^{\beta}-1}=|\underbrace{1 \ldots 11}_{\beta-1} \bar{x}_{2, \alpha-1}+\underbrace{1 \ldots 11}_{\beta-1} 0|_{2^{\beta-1}} \\
& =|1 \underbrace{10.00}_{\beta-1} \bar{x}_{2, \alpha-1}|_{2^{\beta}-1}=|2^{\beta}+\underbrace{0 \ldots 00}_{\beta-1} \bar{x}_{2, \alpha-1}|_{2^{\beta}-1}  \tag{50}\\
& =|1+\underbrace{0 \ldots 00}_{\beta-1} \bar{x}_{2, \alpha-1}|_{2^{\beta}-1}=\underbrace{0 \ldots 00}_{\beta-2} \bar{x}_{2, \alpha-1} x_{2, \alpha-1}
\end{align*}
$$

Therefore, seven operands of (48) reduced to six as shown below:

$$
\begin{equation*}
Z_{3}=\left|L_{3}+L_{41}+L_{42}+L_{51}+L_{52}+L_{7}\right|_{2^{\beta}-1} \tag{51}
\end{equation*}
$$

Finally, the following equation can be used instead of (39) and (51) to realize both cases.

$$
\begin{equation*}
Z_{3}=\left|L_{3}+L_{41}+L_{42}+L_{51}+L_{52}+L_{8}\right|_{2^{\beta}-1} \tag{52}
\end{equation*}
$$

Where

$$
L_{8}= \begin{cases}L_{53} & \text { if }\left(L_{1}-L_{2}\right) \geq 0  \tag{53}\\ L_{7} & \text { if }\left(L_{1}-L_{2}\right)<0\end{cases}
$$

### 2.4 Hardware Architecture

The hardware architecture of the proposed general reverse converter is depicted in Fig. 1 and is based on theorem 2 and lemmas 2 and 3. To implement the main equation, i.e., (15), we must first realize the mixed-radix coefficients (16) and (17). Lemmas 2 and 3 provide simplified versions of (16) and (17) without direct dependency between $Z_{2}$ and $\mathrm{Z}_{3}$. First of all, the required operands (19), (20), (25)-(30) are prepared by operand preparation unit 1 (OPU 1) with only some NOT gates and wiring. Next, we need a modulo $2^{\beta}-1$ adder to realize (18). Modular adders can be implemented using different methods; however, this paper considers the carry-propagate adder (CPA) with end-around carry (EAC) [29] to realize modulo of the forms $2^{k}-1$ addition. The CPA with EAC has the same hardware complexity and double delay than the regular CPA. Therefore, realization of (18) relies on a $\beta$-bit CPA with EAC. Also, a six-operand modulo $2^{2 \beta+1}-1$ adder [30] is employed to implement (24). This multi-operand modular adder can be mechanized using a six inputs carry-save adder (CSA) tree followed by a $\left(2^{2 \beta+1}-1\right)$-bit CPA with EAC. This CSA tree consists of four $(2 \beta+1)$-bit CSAs with EACs as shown in Fig. 2. Some of the full adders (FAs) are reduced to XOR/AND or XNOR/OR pairs, since some inputs of the CSAs have constant value of one or zero. One of the main features of lemma 3 is that it removes the direct dependency to $\mathrm{Z}_{2}$ which exists in (17);


Fig. 1 The proposed general reverse converter architecture.


Fig. 2 The 6-input $\beta$-bit CSA tree.
however the carry of the first round addition of CPA1 with EAC is needed to achieve (30). In other words, the EAC bit of CPA1 determines the sign of $L_{1}-L_{2}$. Thus, we used a $2 \times 1$ $\beta$-bit multiplexer (MUX) with inputs of (47) and (50), where the select line is connected to the carry-out of CPA1. Moreover, implementation of (15) can be done using simple concatenations followed by a regular binary addition. Clearly, (15) can be rewritten as

$$
\begin{equation*}
X=x_{1}+2^{\alpha} Y \tag{54}
\end{equation*}
$$

Where

Table 1 Details of each part of the proposed general architecture.

| Parts | FA | NOT | XOR/AND pairs | XNOR/OR pairs | MUX 2 $\times \mathbf{1}$ | Delay |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| OPU1 | - | $2 \beta+\alpha+1$ | - | - | $\beta$ | $D_{N O T}+D_{M U X}$ |
| CPA1 | $\alpha$ | - | - | $2 \beta+\alpha+1$ | - | $(4 \beta+2) D_{F A}$ |
| CSA1 | 2 | - | $\beta-2$ | - | - | $D_{F A}$ |
| CSA2 | $\alpha-\beta$ | - | $2 \beta-\alpha$ | - | - | $D_{F A}$ |
| CSA3 | $\beta$ | - | - | - | - | $D_{F A}$ |
| CSA4 | $\beta$ | - | - | - | - | $D_{F A}$ |
| CPA2 | $\beta$ | - | - | - | - | $2 \beta D_{F A}$ |
| OPU2 | - | $\beta$ | - | - | - | $D_{N O T}$ |
| CPA3 | $\beta$ | - | - | $2 \beta+1$ | - | $(3 \beta+1) D_{F A}$ |

$$
\begin{equation*}
Y=\underbrace{Z_{2}+2^{2 \beta+1} Z_{3}}_{3 \beta+1 \text { bits }}-Z_{3}=Y_{1}+\bar{Y}_{2}+1 \tag{55}
\end{equation*}
$$

Preparing the operands of (55) relies on simple concatenations and inversions as shown below

$$
\begin{align*}
& Y_{1}=\underbrace{Z_{3, \beta-1} \ldots Z_{3,1} Z_{3,0}}_{\beta} \underbrace{Z_{2,2 \beta} \ldots Z_{2,1} Z_{2,0}}_{2 \beta+1}  \tag{56}\\
& \bar{Y}_{2}=\underbrace{1 \ldots 11}_{2 \beta+1} \underbrace{\bar{Z}_{3, \beta-1} \ldots \bar{Z}_{3,1} \bar{Z}_{3,0}}_{\beta} \tag{57}
\end{align*}
$$

Therefore, a ( $3 \beta+1$ )-bit regular CPA with ' 1 ' carry-in is needed to add (56) and (57), where OPU 2 prepares $\mathrm{Y}_{1}$ and $\mathrm{Y}_{2}$. Note that, $2 \beta+1$ FAs of CPA3 are reduced to $2 \beta+1$ XNOR/OR pairs, since (57) has $2 \beta+1$ constant bits with value of one. Finally, due to the fact that $\mathrm{x}_{1}$ is a $\alpha$-bit number, (54) can be achieved by a simple concatenation without using any computational hardware. Table 1 describes area and delay specifications for different parts of the converter. It should be mentioned that the numbers of FAs and logic gates in CSA1 depends on (30). If $\mathrm{L}_{1}-L_{2} \geq 0$ then one FA and ( $\beta-1$ ) XNOR/OR pairs will be used in CSA1. Otherwise if $\mathrm{L}_{1}-L_{2}<0$, two FAs and ( $\beta-2$ ) XOR/AND pairs will be needed. In Table 1, we consider the second case to derive area details of CSA1; however it may change if $\mathrm{L}_{1}-L_{2} \geq 0$. Furthermore, although the delay of CPA1 with EAC is $(4 \beta+2) D_{F A}$, the carry-out will be available after $(2 \beta+1) D_{F A}$. Thus, the critical path delay can be obtained as

$$
\begin{equation*}
\text { Delay }=(7 \beta+4) D_{F A}+D_{M U X}+2 D_{N O T} \tag{58}
\end{equation*}
$$

Where $\mathrm{D}_{F A}, \mathrm{D}_{N O T}$ and $D_{M U X}$ are indicating the delay of one FA, NOT gate and MUX, respectively.

## 3. Reverse Converter for $\left\{2^{2 n}, 2^{2 n+1}-1,2^{n}-1\right\}$

In this section a new moduli set with its specialized reverse converter is presented. The motivation to propose this new set as well as the way to derive the reverse converter from general architecture is described in the followings.

### 3.1 Introducing New Moduli Set

Many considerations are given on the 5 n-bit DR residue number systems in recent years and new moduli sets with
this DR are introduced. The first moduli set was $\left\{2^{n}, 2^{n}-\right.$ $\left.1,2^{n}+1,2^{n}-2^{(n+1) / 2}+1,2^{n}+2^{(n+1) / 2}+1\right\}$ and the best reverse converter for this set presented in [25]. The main drawbacks are the moduli $2^{n}-2^{(n+1) / 2}+1$ and $2^{n}+2^{(n+1) / 2}+1$ that result in decreasing performance of the arithmetic operation. Therefore in [26], the moduli set $\left\{2^{n}-1,2^{n}, 2^{n}+1,2^{2 n}+1\right\}$ was suggested. For the first time, four moduli set are used to provide more than $4 n$-bit DR. The reverse converter of the above mentioned work has higher performance and also faster arithmetic operations in comparison to [25]. Moreover, the three moduli set $\left\{2^{n}, 2^{2 n}-1,2^{2 n}+1\right\}[14]$ has been also proposed with 5 n -bit DR and faster reverse converter compared to [25] and [26]. Although, moduli sets reported in [14], [25] and [26] can provide high DR but presence of the moduli $22 n+1$ caused inefficient arithmetic operations. Hence, the set $\left\{2^{n}-1,2^{n}, 2^{n}+1,2^{n-1}-1,2^{n+1}-1\right\}[27]$ with balanced moduli is introduced. However, unfavorable multiplicative inverses of this set lead to noticeable decreases in the reverse converter performance. In the newly reported work [28], the moduli set $\left\{2^{n}-1,2^{n}, 2^{n}+1,2^{2 n+1}-1\right\}$ is proposed to solve the problem of inefficient multiplicative inverses. Comparing to [27], their moduli set provides faster reverse converter with the same speed of the RNS arithmetic unit and also less hardware complexity. However, the delay of the converter of [28] is longer than [14]. Therefore, the lack of a moduli set that can provide better tradeoff between fast arithmetic operations and efficient reverse converter in 5 n -bit DR is evident. Hence, we propose the new 5 n -bit DR moduli set $\left\{2^{2 n}, 2^{2 n+1}-1,2^{n}-1\right\}$. This set can result in a very efficient RNS arithmetic unit, since it is free from modulo $2 n+1$. Furthermore, the critical modulo of this set is $2^{2 n+1}-$ 1 and as investigated in [28], the moduli $2^{2 n+1}-1$ can result in a slightly faster modular addition than $2^{n}+1$. So, it can be concluded that the proposed moduli set is slightly faster than moduli sets of [27] and [28] and quite faster than other moduli sets in 5n-bit DR class which have been introduced in [14], [25] and [26].

### 3.2 Converter Design

The moduli set $\left\{2^{2 n}, 2^{2 n+1}-1,2^{n}-1\right\}$ is a special case of the general set $\left\{2^{\alpha}, 2^{2 \beta+1}-1,2^{\beta}-1\right\}$, where $\beta<\alpha \leq 2 \beta$. Hence, its reverse converter can be derived from the general architecture by substituting $\alpha=2 \mathrm{n}$ and $\beta=\mathrm{n}$ into the general conversion equations which are described in Sect. 2. First, from lemma 2 formulas (18)-(20), we have

$$
\begin{equation*}
Z_{2}=\left|L_{1}+\bar{L}_{2}\right|_{2^{2 n+1}-1} \tag{59}
\end{equation*}
$$

Where

$$
\begin{align*}
L_{1} & =\underbrace{x_{2,2 n-1} \ldots x_{2,1} x_{2,0}}_{2 n} x_{2,2 n}  \tag{60}\\
L_{2} & =\underbrace{x_{1,2 n-1} \ldots x_{1,1} x_{1,0}}_{2 n} 0 \tag{61}
\end{align*}
$$

Second, from lemma 3 formulas (24)-(30), we have

$$
\begin{equation*}
Z_{3}=\left|L_{3}+L_{41}+L_{42}+L_{51}+L_{52}+L_{8}\right|_{2^{n}-1} \tag{62}
\end{equation*}
$$

Where

$$
\begin{align*}
L_{3} & =\underbrace{x_{3, n-1} \ldots x_{3,1} x_{3,0}}_{n}  \tag{63}\\
L_{41} & =\underbrace{x_{1, n-1} \ldots x_{1,1} x_{1,0}}_{n}  \tag{64}\\
L_{42} & =\underbrace{x_{1,2 n-1} \ldots x_{1, n+1} x_{1, n}}_{n}  \tag{65}\\
L_{51} & =\underbrace{x_{2, n-2} \ldots \bar{x}_{2,1} \bar{x}_{2,0}}_{n-1} \bar{x}_{2,2 n}  \tag{66}\\
L_{52} & =\underbrace{\bar{x}_{2,2 n-2} \ldots \bar{x}_{2, n} \bar{x}_{2, n-1}}_{n}  \tag{67}\\
L_{8} & =\left\{\begin{array}{lll}
\underbrace{1 \ldots 11}_{n-1} \bar{x}_{2,2 n-1} & \text { if } & \left(L_{1}-L_{2}\right) \geq 0 \\
\underbrace{0 \ldots 00}_{n-2} \bar{x}_{2,2 n-1} x_{2,2 n-1} & \text { if } & \left(L_{1}-L_{2}\right)<0
\end{array}\right. \tag{68}
\end{align*}
$$

Third, the final conversion equations can be obtained from the simplified relations of theorem 2, i.e., (54)-(57) as follows

$$
\begin{equation*}
X=x_{1}+2^{2 n} Y=\underbrace{Y_{3 n} \ldots Y_{1} Y_{0}}_{3 n+1} \underbrace{x_{1,2 n-1} \ldots x_{1,1} x_{1,0}}_{2 n} \tag{69}
\end{equation*}
$$

Where

$$
\begin{align*}
& Y=\underbrace{Z_{2}+2^{2 n+1} Z_{3}}_{3 n+1 \text { bits }}-Z_{3}=Y_{1}+\bar{Y}_{2}+1  \tag{70}\\
& Y_{1}=\underbrace{Z_{3, n-1} \ldots Z_{3,1} Z_{3,0}}_{n} \underbrace{Z_{2,0}}_{2,2 n \ldots Z_{2,1} Z_{2,0}}  \tag{71}\\
& \bar{Y}_{2}=\underbrace{1 \ldots 11}_{2 n+1} \underbrace{\bar{Z}_{3, n-1} \ldots \bar{Z}_{3,1} \bar{Z}_{3,0}}_{n} \tag{72}
\end{align*}
$$

The hardware implementation and also components details are the same as shown in Figs. 1-2 and Table 1 with $\alpha=2 \mathrm{n}$ and $\beta=\mathrm{n}$.

### 3.3 Numerical Example

Consider the moduli set $\{16,31,3\}$ which is derived from $\left\{2^{2 n}, 2^{2 n+1}-1,2^{n}-1\right\}$, where $\mathrm{n}=2$. The RNS number ( 12,25 , 2) can be converted into its equivalent weighted number by doing the following steps:

1) Binary representation of residues (12)-(14):

$$
\begin{aligned}
x_{1} & =x_{1,3} x_{1,2} x_{1,1} x_{1,0}=1100 \\
x_{2} & =x_{2,4} x_{2,3} x_{2,2} x_{2,1} x_{2,0}=11001 \\
x_{3} & =x_{3,1} x_{3,0}=10
\end{aligned}
$$

2) Obtaining $Z_{2}$ (59)-(61):

$$
\begin{aligned}
& L_{1}=x_{2,3} x_{2,2} x_{2,1} x_{2,0} x_{2,4}=10011 \\
& L_{2}=x_{1,0} x_{1,2} x_{1,1} x_{1,0} 0=11000 \\
& Z_{2}=|10011+00111|_{31}=11010
\end{aligned}
$$

3) Obtaining $Z_{3}$ (62)-(68):

$$
\begin{aligned}
& L_{3}=x_{3,1} x_{3,0}=10, L_{41}=x_{1,1} x_{1,0}=00 \\
& L_{42}=x_{1,3} x_{1,2}=11, L_{51}=\bar{x}_{2,0} \bar{x}_{2,4}=00 \\
& L_{52}=\bar{x}_{2,2} \bar{x}_{2,1}=11, L_{8}=\bar{x}_{2,3} x_{2,3}=01 \\
& Z_{3}=|10+11+00+11+00+01|_{3}=00
\end{aligned}
$$

4) Calculating $X$ according to (68)-(71):

$$
\begin{aligned}
& Y_{1}=Z_{3,1} Z_{3,3} Z_{2,4} Z_{2,3} Z_{2,2} Z_{2,1} Z_{2,0}=0011010 \\
& \bar{Y}_{2}=11111 \bar{Z}_{3,1} \bar{Z}_{3,0}=1111111 \\
& Y=Y_{1}+\bar{Y}_{2}+1=0011010+1111111+1=0011010 \\
& X=Y_{6} Y_{5} Y_{4} Y_{3} Y_{2} Y_{1} Y_{0} x_{1,3} x_{1,2} x_{1,1} x_{1,0}=00110101100
\end{aligned}
$$

Thus, $X=428$, and verification can be simply done as

$$
\begin{aligned}
& x_{1}=|428|_{16}=12 \\
& x_{2}=|428|_{31}=25 \\
& x_{3}=|428|_{3}=2
\end{aligned}
$$

### 3.4 Performance Evaluation

This section evaluates the performance of the proposed reverse converter for the moduli set $\left\{2^{2 n}, 2^{2 n+1}-1,2^{n}-1\right\}$, and compares it with the performance of the best state-of-art reverse converters for moduli sets in the class of $5 n$-bit DR such as $\left\{2^{n}, 2^{2 n}-1,2^{2 n}+1\right\}[14],\left\{2^{n}-1,2^{n}, 2^{n}+1,2^{2 n}+1\right\}[26]$, $\left\{2^{n}, 2^{n}-1,2^{n}+1,2^{n}-2^{(n+1) / 2}+1,2^{n}+2^{(n+1) / 2}+1\right\}[25]$, $\left\{2^{n}-1,2^{n}, 2^{n}+1,2^{n-1}-1,2^{n+1}-1\right\}[27]$ and $\left\{2^{n}-1,2^{n}, 2^{n}+\right.$ $\left.1,2^{2 n+1}-1\right\}$ [28]. Table 2 presents hardware requirements and conversion delays of these reverse converters in terms of logic gates and FAs. Note that all the assumptions used in [28] are considered to obtain the formulas of Table 2, such as using k-bit CPAs with EACs for the implementation of the moduli of the form $2^{k}-1$ adders of all of the converters. Furthermore, the hardware requirements and conversion delay of the proposed reverse converter for the moduli set $\left\{2^{2 n}, 2^{2 n+1}-1,2^{n}-1\right\}$ is derived from Table 1 and (58), respectively, where $\alpha=2 \mathrm{n}$ and $\beta=\mathrm{n}$. The results show that efficient tradeoff between hardware requirements and conversion delay is obtained. However, to achieve precise estimations for

Table 2 Hardware requirements and conversion delays of the different reverse converter.

| Converter | Moduli set | Hardware requirements | Conversion delay |
| :---: | :---: | :---: | :---: |
| $[25]$ | $\left\{2^{n}-1,2^{n}, 2^{n}+1,2^{n}-2^{(n+1) / 2}+1\right.$ | $(19 n) A_{F A}+(7 n) A_{X O R}+(7 n) A_{A N D}$ | $(8 n+4) D_{F A}+D_{N O T}$ |
|  | , $\left.2^{n}+2^{(n+1) / 2}+1\right\}$ | $+(2 n) A_{X N O R}+(2 n) A_{O R}+(4 n) A_{N O T}$ | $\left(18 n+l^{*}+7\right) D_{F A}$ |
| $[27]$ | $\left\{2^{n}-1,2^{n}, 2^{n}+1,2^{n-1}-1,2^{n+1}-1\right\}$ | $\left(\left(5 n^{2}+43 n+m^{*}\right) / 6+16 n-1\right) A_{F A}+(6 n+1) A_{N O T}$ | $(12 n+5) D_{F A}+D_{M U X}$ |
| $[28]$ | $\left\{2^{n}-1,2^{n}, 2^{n}+1,2^{2 n+1}-1\right\}$ | $(8 n+2) A_{F A}+(n-1) A_{X O R}+(n-1) A_{A N D}$ | $+3 D_{N O T}$ |
|  |  | $+(4 n+1) A_{X N O R}+(4 n+1) A_{O R}+(7 n+1) A_{N O T}+(n) A_{M U X 2 \times 1}$ | $(8 n+3) D_{F A}+D_{N O T}$ |
| $[26]$ | $\left\{2^{n}-1,2^{n}, 2^{n}+1,2^{2 n}+1\right\}$ | $(11 n+6) A_{F A}+(2 n-1) A_{X O R}+(2 n-1) A_{A N D}+$ |  |
| $[14]$ | $\left\{2^{n}, 2^{2 n}-1,2^{2 n}+1\right\}$ | $(4 n) A_{X N O R}+(4 n) A_{O R}+(5 n+3) A_{N O T}$ | $(8 n+1) D_{F A}+D_{N O T}$ |
|  |  | $(5 n+2) A_{F A}+(2 n-1) A_{X O R}+(2 n-1) A_{A N D}$ |  |
| Proposed | $\left\{2^{2 n}, 2^{2 n+1}-1,2^{n}-1\right\}$ | $+(n-1) A_{X N O R}+(n-1) A_{O R}+(3 n+1) A_{N O T}$ |  |
|  |  | $(7 n+2) A_{F A}+(n-2) A_{X O R}+(n-2) A_{A N D}+(2 n+2) A_{X N O R}$ | $(7 n+4) D_{F A}+D_{M U X}$ |
|  |  | $+(2 n+2) A_{O R}+(5 n+1) A_{N O T}+(n) A_{M U X 2 \times 1}$ | $+2 D_{N O T}$ |

${ }^{*} \mathrm{~m}=\mathrm{n}-4,9 \mathrm{n}-12$ and $5 \mathrm{n}-8$ for $\mathrm{n}=6 \mathrm{k}-2,6 \mathrm{k}$ and $6 \mathrm{k}+2$, respectively, and 1 is the number of the levels of the CSA tree with $((\mathrm{n} / 2)+1)$ inputs.

Table 3 Implementation results of the converter on FPGA.

| Converter | $\mathrm{n}=8$ |  |  |  | $\mathrm{n}=16$ |  |  |  | $\mathrm{n}=24$ |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Area |  | Delay |  | Area |  | Delay |  | Area |  | Delay |  |
|  | (Slices) | Saving | (ns) | Speed-up | (Slices) | Saving | (ns) | Speed-up | (Slices) | Saving | (ns) | Speed-up |
| [25]* | 294 | 52.3\% | 26.572 | 24.2\% | 550 | 51.1\% | 45.737 | 29\% | 804 | 49.2\% | 64.937 | 38.5\% |
| [27] | 328 | 57.3\% | 43.325 | 53.5\% | 764 | 64.8\% | 86.575 | 62.5\% | 1168 | 68.1\% | 124.782 | 68\% |
| [28] | 141 | 0.7\% | 32.185 | 37.4\% | 293 | 8.2\% | 60.882 | 46.6\% | 451 | 9.5\% | 83.464 | 52.2\% |
| [26] | 178 | 21.3\% | 22.784 | 11.6\% | 354 | 24\% | 41.984 | 22.6\% | 530 | 23\% | 61.184 | 34.7\% |
| [14] | 116 | -17.1\% | 21.673 | 7.1\% | 236 | -12.2\% | 38.898 | 16.5\% | 356 | -12.7\% | 50.002 | 20.1\% |
| Proposed | 140 | - | 20.124 | - | 269 | - | 32.471 | - | 408 | - | 39.927 | - |

*Implementation for this work is done with n equal to 9,17 and 25.



Fig. 3 Comparison the delay of the different converters
area and delay, the proposed design as well as other converters were described in VHDL, and implemented using FPGA technology. The target technology is a Xilinx Virtex5 FPGA and the area is evaluated by the number of occupied slices. Table 3 compares the area and delay of the converters showing the amount of improvement (\%) for different $n$. As it is expected, delay of the proposed design is the least than the other converters. Comparing to fastest reverse converter which is proposed in [14], $16.5 \%$ and $20.1 \%$ improvement in terms of speed of the reverse converter when


Fig. 4 Comparison the area of the different converters.
n is equal to 16 and 24 respectively is achieved. Speed and area improvement compared to other converters are higher than these results. In order to ease the comparison, Figs. 3 and 4 are produced to show the practical delay and area comparison for converters based on the result of Table 3. The Fig. 3 confirms that with the growth of $n$, noticeable reduction in reverse conversion delay will be achieved. Moreover, Fig. 4 shows the noticeable hardware saving compared to other converters. There is only one work reported in [14] that needs less hardware requirement; however the ineffi-
ciency of arithmetic operation due to the moduli $2^{2 n}+1$ and lower speed of reverse converter forces this moduli set to decrease the total efficiency of RNS.

## 4. Conclusion

We have presented a simple and efficient general reverse converter architecture which is constructed based on the moduli set $\left\{2^{\alpha}, 2^{2 \beta+1}-1,2^{\beta}-1\right\}$, where $\beta<\alpha \leq 2 \beta$. Due to the absence of the low-performance modulo $\left(2^{\beta}+1\right)$ together with simple multiplicaltive inverses, the introduced moduli set is suitable for realizing large DRs, fast modulo arithmetic circuits and efficient forward/reverse converters providing high-performance RNS systems. The general reverse converter architecture has been built using a FA-based implementation of MRC where some novel techniques have been used to eliminate the dependency between mixed-radix coefficients to achieve high-speed. Moreover, the moduli set $\left\{2^{2 n}, 2^{2 n+1}-1,2^{n}-1\right\}$ is suggested with its specialized reverse converter derived from the proposed general architecture with high-speed and low-cost, compared to the best state-of-the-art reverse converters. In any case, modularity and regularity of our design makes it suitable for efficient VLSI implementation.

## Acknowledgment

The authors would like to thank Dr. Belmond Yoberd for his literature contribution.

## References

[1] M.A. Bayoumi and P. Srinivasan, "Parallel arithmetic: From algebra to architecture," Proc. IEEE Symposium on Circuits and Systems, pp.2630-2633, 1990.
[2] T. Stouratitis and V. Paliouras, "Considering the alternatives in lowpower design," IEEE Circuits and Devices, vol.7, pp.23-29, 2001.
[3] K. Navi, A.S. Molahosseini, and M. Esmaeildoust, "How to teach residue number system to computer scientists and engineers," IEEE Trans. Educ., vol.3, no.4, 2010.
[4] M.A. Soderstrand, W.K. Jenkins, G.A. Jullien, and F.J. Taylor, Residue number system arithmetic: modern applications in digital signal processing, IEEE Press, 1986.
[5] R. Chaves and L. Sousa, "RDSP: A RISC DSP based on residue number system," Proc. Euromicro Conference on Digital System Design: Architectures, Methods, and Tools, pp.128-135, 2003.
[6] R. Chokshi, K.S. Berezowski, A. Shrivastava, and S.J. Piestrak, "Exploiting residue number system for power-efficient digital signal processing in embedded processors," Proc. International Conference on Compilers, Architecture and Synthesis for Embedded Systems, pp.19-28, 2009.
[7] J. Ramirez, U. Meyer-Base, and A. Garcia, "Efficient RNS-based design of programmable FIR filters targeting FPL technology," J. Circuits Syst. Comput., vol.14, no.1, pp.165-177, 2005.
[8] V.T. Goh and M.U. Siddiqi, "Multiple error detection and correction based on redundant residue number systems," IEEE Trans. Commun., vol.56, no.3, pp.325-330, 2008.
[9] S. Timarchi and K. Navi, "Arithmetic circuits of redundant SUTRNS," IEEE Trans. Instrum. Meas., vol.58, no.9, pp.2959-2968, 2009.
[10] T. Tomczak, "Fast sign detection for RNS $\left(2^{n}-1,2^{n}, 2^{n}+1\right)$," IEEE Trans. Circuits Syst. I, vol.55, no.6, pp.1502-1511, 2008.
[11] S. Bi and W.J. Gross, "The mixed-radix chinese remainder theorem and its applications to residue comparison," IEEE Trans. Comput., vol.57, no.12, pp.1624-1632, 2008.
[12] M. Dasygenis, K. Mitroglou, D. Soudris, and A. Thanailakis, "A full-adder-based methodology for the design of scaling operation in residue number system," IEEE Trans. Circuits Syst. I, vol.55, no.2, pp.546-558, 2008.
[13] W. Wang, M.N.S. Swamy, and M.O. Ahmad, "Moduli selection in RNS for efficient VLSI implementation," Proc. IEEE Symposium on Circuits and Systems, 2003.
[14] A. Hariri, K. Navi, and R. Rastegar, "A new high dynamic range moduli set with efficient reverse converter," Elsevier Journal of Computers and Mathematics with Applications, vol.55, no.4, pp.660668, 2008.
[15] A.S. Molahosseini, K. Navi, O. Hashemipour, and A. Jalali, "An efficient architecture for designing reverse converters based on a general three-moduli set," Elsevier Journal of Systems Architecture, vol.54, no.10, pp.929-934, 2008.
[16] R. Chaves and L. Sousa, "Improving residue number system multiplication with more balanced moduli sets and enhanced modular arithmetic structures," IET Comput. Digit. Tech., vol.1, no.5, pp.472-480, 2007.
[17] W. Wang, M.N.S. Swamy, M.O. Ahmad, and Y. Wang, "A highspeed residue-to-binary converter and a scheme of its VLSI implementation," IEEE Trans. Circuits Syst. II, vol.47, no.12, pp.15761581, 2000.
[18] P.V.A. Mohan, "RNS-to-binary converter for a new three-moduli set $2^{n+1}-1,2^{n}, 2^{n}-1, "$ IEEE Trans. Circuits Syst. II, vol.54, no.9, pp.775-779, 2007.
[19] A.S. Molahosseini, C. Dadkhah, K. Navi, and M. Eshghi, "Efficient MRC-based residue to binary converters for the new moduli sets $2^{2 n}, 2^{n}-1,2^{n+1}-1$ and $2^{2 n}, 2^{n}-1,2^{n-1}-1$," IEICE Trans. Inf. \& Syst., vol.E92-D, no.9, pp.1628-1638, Sept. 2009.
[20] P.V.A. Mohan and A.B. Premkumar, "RNS-to-binary converters for two four-moduli set $\left\{2^{n}-1,2^{n}, 2^{n}+1,2^{n+1}-1\right\}$ and $\left\{2^{n}-1,2^{n}, 2^{n}+1\right.$, $\left.2^{n+1}+1\right\}$," IEEE Trans. Circuits Syst. I, vol.54, no.6, pp.1245-1254, 2007.
[21] B. Cao, T. Srikanthan, and C.H. Chang, "Efficient reverse converters for the four-moduli sets $\left\{2^{n}-1,2^{n}, 2^{n}+1,2^{n+1}-1\right\}$ and $\left\{2^{n}-1,2^{n}\right.$, $\left.2^{n}+1,2^{n-1}-1\right\}$," IEE Proc. Comput. Digit. Tech., vol.152, pp.687696, 2005.
[22] M.H. Sheu, S.H. Lin, C. Chen, and S.W. Yang, "An efficient VLSI design for a residue to binary converter for general balance moduli $\left\{2^{n}-3,2^{n}+1,2^{n}-1,2^{n}+3\right\}$, , IEEE Trans. Circuits Syst. II, vol.51, no.2, pp.152-155, 2004.
[23] L.S. Didier and P.Y. Rivaille, "A generalization of a fast RNS conversion for a new 4-modulus base," IEEE Trans. Circuits Syst. II, vol.56, no.1, pp.46-50, 2009.
[24] W. Zhang and P. Siy, "An efficient design of residue to binary converter for four moduli set $\left\{2^{n}-1,2^{n}+1,2^{2 n}-2,2^{2 n+1}-3\right\}$ based on new CRT II," Elsevier Journal of Information Sciences, vol.178, no.1, pp.264-279, 2008.
[25] A.A. Hiasat, "VLSI implementation of new arithmetic residue to binary decoders," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol.13, no.1, pp.153-158, 2005.
[26] B. Cao, C.H. Chang, and T. Srikanthan, "An efficient reverse converter for the 4 -moduli set $2^{n}-1,2^{n}, 2^{n}+1,2^{2 n}+1$ based on the new Chinese remainder theorem," IEEE Trans. Circuits Syst. I, vol.50, no.10, pp.1296-1303, 2003.
[27] B. Cao, C.H. Chang, and T. Srikanthan, "A residue-to-binary converter for a new five-moduli set," IEEE Trans. Circuits Syst. I, vol.54, no.5, pp.1041-1049, 2007.
[28] A.S. Molahosseini, K. Navi, C. Dadkhah, O. Kavehei, and S. Timarchi, "Efficient reverse converter designs for the new 4-moduli sets $2^{n}-1,2^{n}, 2^{n}+1,2^{2 n+1}-1$ and $2^{n}-1,2^{n}+1,2^{2 n}, 2^{2 n}+1$ based on new CRTs," IEEE Trans. Circuits Syst. I, vol.57, issue 4, pp.823835, 2010.
[29] S.J. Piestrak, "Design of residue generators and multioperand modular adders using carry-save adders," IEEE Trans. Comput., vol.423, no.1, pp.68-77, 1994.
[30] S.J. Piestrak, "A high speed realization of a residue to binary converter," IEEE Trans. Circuits Syst. II, vol.42, no.10, pp.661-663, 1995.


Keivan Navi received M.Sc. degrees in Electrical Engineering (Computer Hardware) from Sharif University of Technology, Tehran, Iran, in 1990. He also received the Ph.D. degree in computer architecture from Paris XI University, Paris, France, in 1995. He is currently Associate Professor in faculty of electrical and computer engineering of Beheshti University. His research interests include Residue Number System, Carbon Nano-tube, Single Electron transistors, Reversible Logic Design, Interconnection network and Quantum Computing.


Mohammad Esmaeildoust is Phd candidate in Computer architecture at Shahid Beheshti University of Technology (Tehran, Iran). He received his MSc degree in Computer architecture at Shahid Beheshti University of Technology (Tehran, Iran) in 2008. He received his BSc degree in 2006 from shahed University in Hardware Engineering. He is working on reconfigurable computing and computer arithmetic especially on residue number system.


Amir Sabbagh Molahosseini was born in Kerman, Iran, in 1983. He received the B.Sc. degree from Shahid Bahonar University of Kerman, Iran, in 2005, and the M.Sc. degree (with highest honors) from Islamic Azad University (IAU), Science and Research Branch, Tehran, Iran, in 2007, both in Computer Engineering. He is currently working toward the $\mathrm{Ph} . \mathrm{D}$. degree in computer engineering at Science \& Research Branch of IAU, Tehran, Iran. His research interests include VLSI design and computer arithmetic with emphasis on residue number system.


[^0]:    Manuscript received April 6, 2010.
    ${ }^{\dagger}$ The authors are with the Faculty of Electrical and Computer Engineering, Shahid Beheshti University, GC, Tehran, Iran.
    ${ }^{\dagger}$ The author is with theMicroelectronic Laboratory of Shahid Beheshti University, GC, Tehran, Iran.
    a) E-mail: navi@sbu.ac.ir

    DOI: 10.1587/transinf.E94.D. 264

