

Electrical analysis of TSV step change in radius with compensation structure

Junping Zheng, Gang Dong^{a)}, Yintang Yang,
Yingbo Zhao, and Qingyang Fan

*School of Microelectronics, Xidian University,
2 South Taibai Road, Xi'an 710071, P. R. China
a) gdong@xidian.edu.cn*

Abstract: Through silicon via (TSV) is a key technology in 3-D integrated circuits (3-D ICs). At the junction of TSV and pad, an extra loss produced by the discontinuous structure is inevitable in microwave circuit, and it can not be ignored. A compensation structure which can compensate the loss from step change in radius is proposed in this paper. The conventional structure and compensation structure are simulated by High Frequency Structure Simulator (HFSS). Simulation result shows that the proposed compensation structure can effectively reduce the return loss within the whole frequency range, and the compensation of insertion loss is more obvious at higher frequency. A series of top layer compensation structures with different diameter ratios are simulated. The simulation result shows that the larger the diameter ratio, the more obvious the compensation is. As the analysis based on the impedance model of TSV correlates well with the simulations, the proposed compensation structure is a worthwhile guideline for the design of 3-D ICs.

Keywords: TSV, discontinuities, compensation structure

Classification: Integrated circuits

References

- [1] J. Rosenfeld and E. G. Friedman: IEEE Trans. Very Large Scale Integr. (VLSI) Syst. **19** (2011) 1075. DOI:10.1109/TVLSI.2010.2045601
- [2] Y. Peng, T. Song, D. Petranovic and S. K. Lim: IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst. **33** (2014) 1900. DOI:10.1109/TCAD.2014.2359578
- [3] Y. B. Chen, E. Kursun, D. Motschman, C. Johnson and Y. Xie: IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst. **32** (2013) 1335. DOI:10.1109/TCAD.2013.2261120
- [4] C. Xu, H. Li, R. Suaya and K. Banerjee: IEEE Trans. Electron Dev. **57** (2010) 3405. DOI:10.1109/TED.2010.2076382
- [5] G. Katti, M. Stucchi, K. D. Meyer and W. Dehaene: IEEE Trans. Electron Dev. **57** (2010) 256. DOI:10.1109/TED.2009.2034508
- [6] C. B. Zhang and L. J. Li: IEEE Trans. Electron Dev. **58** (2011) 279. DOI:10.1109/TED.2010.2089987
- [7] F. J. Wang, Z. M. Zhu, Y. T. Yang, X. X. Liu and R. X. Ding: Microelectron. J. **45** (2014) 205. DOI:10.1016/j.mejo.2013.10.015

- [8] Q. W. Chen, C. Huang, D. Wu, Z. M. Tan and Z. Y. Wang: IEEE Trans. Electron Dev. **60** (2013) 1421. DOI:10.1109/TED.2013.2244895
- [9] Q. W. Chen, C. Huang and Z. Y. Wang: Microelectron. Reliab. **52** (2012) 2670. DOI:10.1016/j.microrel.2012.06.001
- [10] F. Liang, G. F. Wang, D. S. Zhao and B. Z. Wang: IEEE Trans. Electron Dev. **60** (2013) 2498. DOI:10.1109/TED.2013.2268869
- [11] X. Zheng and J. Q. Lu: IEEE Electron Device Lett. **33** (2012) 1441. DOI:10.1109/LED.2012.2207703
- [12] L. Yu, J. B. Sun, C. H. Zhang, Z. X. Wang, C. Zhang and H. G. Yang: Chinese J. Electron **30** (2013) 587. DOI:10.1007/s11767-013-3088-0
- [13] S. M. H. Javadzadeh, F. Farzaneh and M. Fardmanesh: IEEE Trans. Appl. Supercond. **23** (2013) 1301208. DOI:10.1109/TASC.2012.2237510
- [14] O. H. Izadi and M. Khalaj-Amirhosseini: Int. J. RF Microw. C. E. **23** (2013) 260. DOI:10.1002/mmce.20688
- [15] M. Alshershby, Z. Q. Hao and J. Q. Lin: Phys. Plasmas **20** (2013) 013501. DOI:10.1063/1.4775727

1 Introduction

With the rapid development of integrated circuit technologies, conventional integrated circuits (2-D ICs) have reached limits that are difficult to surpass [1]. 3-D ICs are becoming a good solution to continue Moore's law. TSV is a popular choice to implement the vertical connections between dies in 3-D ICs [2]. 3-D ICs has shorter global interconnect due to the short length of TSV and the flexibility of vertical routing, leading to higher performance and lower power consumption of interconnects [3].

To design 3-D IC with TSVs, it is essential to research electrical model of TSVs using physical structure. In the previous works, several electrical models of the cylindrical TSV have been proposed [4, 5, 6]. Characterization of the tapered [7], annular [8, 9] and coaxial [10, 11, 12] TSVs have been done. However, few of them consider discontinuous structure of the TSV which will results in errors. In other previous works, microwave discontinuous structures [13, 14, 15] have been proposed, however these works are based on 2-D circuits. In 3D ICs, a TSV channel includes not only the TSV but also the pads. At the junction of the TSV and pad, step change in radius provides discontinuous structure, as shown in Fig. 1. Near to the discontinuous structure, the impedance of transmission channel has a step change. Thus, an extra loss produced by the discontinuous structure is inevitable in microwave circuit, and it can not be ignored.

In this paper, a compensation structure is proposed and a 3-D electromagnetic solver (HFSS) is employed to verify the proposed compensation structure. The electrical behaviors of a signal TSV are analyzed based on impedance model. Furthermore, the *S*-parameters of several compensation structures with different diameter ratios are characterized.




Fig. 1. Locations of discontinuous structures in TSV channel.

2 Impedance model of the TSV channel

At the junction of the TSV and pad, step change in radius provides discontinuous structure. Higher order mode may be excited when microwave transferred near to the discontinuous structure. The higher order mode in cutoff state makes the electric and magnetic fields' energy storage imbalanced. Electric field attenuation is fast in the cut-off field and the equivalent circuit of discontinuous structure is an inductance. Near to the discontinuous structure, the impedance of transmission channel has a step change. So it will produce an extra loss while microwave signal pass through the discontinuous structure.

Impedance model of the TSV channel with one pad can be obtained, as shown in Fig. 2(a). The capacitance of insulator $C_{insulator}$ in parallel branch is too small that can be ignored. Thus, a simplified impedance model is obtained, as shown in Fig. 2(b).




Fig. 2. (a) Impedance model of TSV channel and (b) its simplified impedance model.

Current flows close to the surface of the conductor at higher frequency, which is called the “skin effect”. The depth of penetration in skin effect has to be determined to calculate the resistance of the TSV and pad. The skin depth can be expressed by permeability, conductivity and frequency in Eq. (1).

$$\delta = \sqrt{\frac{1}{\pi f \mu \sigma}}, \quad (1)$$

where σ is the conductivity of copper, f is the frequency.

The resistance of the TSV (or cylindrical pad) is modeled with structural parameters in Eq. (2).

$$R_{TSV} = \sqrt{(R_{dc,TSV})^2 + (R_{ac,TSV})^2},$$

where

$$R_{dc,TSV} = \frac{4\rho H_{TSV}}{\pi D_{TSV}^2}$$

$$R_{ac,TSV} = \frac{\rho H_{TSV}}{\pi\delta(D_{TSV} - \delta)} \quad (2)$$

The inductance of the TSV (or cylindrical pad) can be derived by the parallel wires model as shown in Eq. (3).

$$L_{TSV} = \frac{\mu H_{TSV}}{2\pi} \ln\left(\frac{2P_{TSV}}{D_{TSV}}\right), \quad (3)$$

where $P_{TSV} = 100 \mu\text{m}$ is the distance between the signal TSV and the ground TSV.

The parasitic inductance L_S in TSV with step change in radius can be derived from the equivalent circuit of strip line discontinuous structure model in Eq. (4).

$$L_S = \frac{L_{TSV} + L_{pad}}{2} \cot^2\left(\frac{\pi D_{TSV}}{2D_{pad}}\right), \quad (4)$$

where L_{TSV} and L_{pad} are the inductances of the TSV and pad, D_{TSV} and D_{pad} are the diameters of the TSV and pad.

Using tapered pad instead of cylindrical pad will form a gradual change in radius junction area, which can effectively reduce the loss form the discontinuous structure. Some compensation structures are proposed in Fig. 3. As shown in Fig. 3(a), the conventional structure with cylindrical pads is widely used in the previously reported papers [4, 5, 6]. In Fig. 3(b), a compensation structure is proposed with a tapered pad applied to interlayer. In Fig. 3(c), a compensation structure is proposed with a chamfered pad applied to top layer and bottom layer. Design parameters and material properties used in this paper are listed in Table I.




Fig. 3. Three structures used in this paper, (a) conventional structure, (b) interlayer compensation structure and (c) top layer compensation structure.

The resistance of the tapered pad with a slope angle α in the interlayer compensation structure can be calculated in Eq. (5).

$$R_{\text{inter}} = \sqrt{(R_{dc,\text{inter}})^2 + (R_{ac,\text{inter}})^2},$$

where

$$\begin{aligned} R_{dc,\text{inter}} &= \frac{\int_v \rho |\vec{J}|^2 dv}{I^2} = \frac{2\rho H_{\text{pad}}(2 + \tan^2 \alpha)}{\pi D_{\text{inter}} D_{\text{TSV}}} \\ R_{ac,\text{inter}} &= \frac{1}{I^2} \int_0^{H_{\text{pad}}} \int_a^b \rho |\vec{J}|^2 dr dz = \frac{\rho(2 + \tan^2 \alpha)}{4\pi \delta \tan \alpha} \ln\left(\frac{D_{\text{TSV}} - \delta}{D_{\text{inter}} - \delta}\right) \\ \tan \alpha &= \frac{D_{\text{TSV}} - D_{\text{inter}}}{2H_{\text{pad}}} \\ a &= D_{\text{inter}}/2 + z \tan \alpha - \delta \\ b &= D_{\text{inter}}/2 + z \tan \alpha \end{aligned} \quad (5)$$

For $D_{\text{inter}} < D_{\text{TSV}} \ll P_{\text{TSV}}$, the inductance of the tapered pad in the interlayer compensation structure can be expressed in Eq. (6).

$$L_{\text{pad,tapered}} = \frac{\mu H_{\text{pad}}}{2\pi} \ln\left(\frac{4P_{\text{TSV}}}{D_{\text{TSV}} + D_{\text{inter}}}\right) \quad (6)$$

The parasitic inductance in TSV with gradual change in radius in interlayer compensation structure can be expressed as shown in Eq. (7).

$$L_{G,\text{inter}} = \frac{L_{\text{TSV}}}{4} \sin \alpha \cot^2\left(\frac{\pi D_{\text{inter}}}{2D_{\text{TSV}}}\right) \quad (7)$$

The resistance of the chamfered pad with a slope angle β in the top layer compensation structure can be calculated by the total resistance of two parts (cylindrical part and tapered part) in Eq. (8).

$$R_{\text{top}} = \sqrt{(R_{dc,\text{top}})^2 + (R_{ac,\text{top}})^2},$$

where

$$\begin{aligned} R_{dc,\text{top}} &= \frac{4\rho(H_{\text{pad}} - H_t)}{\pi D_{\text{pad}}^2} + \frac{2\rho H_t(2 + \tan^2 \beta)}{\pi D_{\text{pad}} D_{\text{TSV}}} \\ R_{ac,\text{top}} &= \frac{\rho(H_{\text{pad}} - H_t)}{\pi \delta (D_{\text{pad}} - \delta)} + \frac{\rho(2 + \tan^2 \beta)}{4\pi \delta \tan \beta} \ln\left(\frac{D_{\text{pad}} - \delta}{D_{\text{TSV}} - \delta}\right) \\ \tan \beta &= \frac{D_{\text{pad}} - D_{\text{TSV}}}{2H_t} \end{aligned} \quad (8)$$

The inductance of the chamfered pad in the top layer compensation structure can also be calculated by the total inductance of two parts in Eq. (9).

$$L_{\text{pad,top}} = L_{\text{pad,cylindrical}} + L_{\text{pad,tapered}},$$

where

$$\begin{aligned} L_{\text{top,cylindrical}} &= \frac{\mu(H_{\text{pad}} - H_t)}{2\pi} \ln\left(\frac{2P_{\text{TSV}}}{D_{\text{pad}}}\right), \\ L_{\text{top,tapered}} &= \frac{\mu H_t}{2\pi} \ln\left(\frac{4P_{\text{TSV}}}{D_{\text{TSV}} + D_{\text{pad}}}\right) \end{aligned} \quad (9)$$

The parasitic inductance in TSV with gradual change in radius in top layer compensation structure can be expressed as shown in Eq. (10).

$$L_{G,top} = \frac{L_{TSV} + L_{top,cylindrical}}{4} \sin \beta \cot^2 \left(\frac{\pi D_{TSV}}{2D_{pad}} \right) \quad (10)$$

Thus, the total impedance of the TSV channel with one pad can be expressed as $Z = R_{pad} + R_{TSV} + i\omega(L_{pad} + L_{TSV} + L_{S(G)})$. This is very important in analysis of S-parameters.

Table I. Design parameters used in this paper.

Design parameter	Value	Design parameter	Value
TSV diameter (D_{TSV})	20 μm	TSV height (H_{TSV})	50 μm
Pad diameter (D_{pad})	50 μm	Pad height (H_{pad})	10 μm
Top diameter of interlayer pad (D_{inter})	12 μm	Tapered height in top pad (H_t)	6 μm
Relative permittivity of insulator (ϵ_{ox})	4	Insulator thickness (T_{ox})	0.5 μm
Relative permittivity of IMD (ϵ_{IMD})	4	IMD height (H_{IMD})	6.5 μm

3 Analyses of TSV compensation structures

Electric characteristics of TSV can be analyzed from the series impedance equivalent circuit model as shown in Fig. 4.




Fig. 4. Series impedance equivalent circuit with location of ports.

S-parameters of the TSV channel in Fig. 4 can be expressed in Eqs. (9), (10).

$$S_{11} = 20 \log \left| \frac{Z + Z_2 - Z_1}{Z + Z_2 + Z_1} \right| \quad (9)$$

$$S_{21} = 20 \log \left| \frac{2\sqrt{Z_1 Z_2}}{Z + Z_2 + Z_1} \right| \quad (10)$$

With full port impedance setting 50 Ω in simulation, $Z_1 = Z_2 = 50 \Omega$. Eqs. (9), (10) can be expressed as $S_{11} = 20 \log |Z/(Z + 100)|$ and $S_{21} = 20 \log |100/(Z + 100)|$. To validate the accuracy of the proposed formulas, we compare them with the HFSS. As shown in Fig. 5, the proposed formula and HFSS simulation show a good correlation from 1 GHz to 100 GHz. The compensation structure used in this section is top layer compensation structure for interlayer compensation structure is a special top layer structure when $H_t = H_{pad}$ and $D_{inter} = D_{pad}$.

The diameter of pad is larger than the diameter of TSV for bonding, while the diameter of pad is less than 30 μm in top layer and bottom layer for matching impedance. To validate the relationship between compensation and structural size,




Fig. 5. Comparison results of the proposed formulas and HFSS.

several top layer compensation structures with different diameter ratios ($D_{\text{pad}}/D_{\text{TSV}}$) are simulated. With $D_{\text{TSV}} = 20 \mu\text{m}$, $D_{\text{pad}(1.5)} = 30 \mu\text{m}$, $D_{\text{pad}(2)} = 40 \mu\text{m}$ and $D_{\text{pad}(2.5)} = 50 \mu\text{m}$. The compensation of S-parameters between compensation structures and conventional structure ($|S_{\text{conventional}} - S_{\text{compensation}}|$) is shown in Fig. 6.




Fig. 6. Compensation of S-parameters between compensation structures and conventional structure

As can be observed from Fig. 6, compensation of return loss (S_{11}) is nearly a constant within the whole frequency range and the compensation of insertion loss (S_{21}) is more obvious at higher frequency. The result shows that the larger the diameter ratio, the more obvious the compensation is. This is consistent with the positive correlation between diameter ratio and parasitic inductance in discontinuous structure.

4 Conclusion

In this paper, a compensation structure for top layer and interlayer was proposed with an impedance model. And then, a formula of S-parameters expressed by the

impedance model was proposed. The comparison results of the proposed formula and simulation from HFSS showed a good correlation, which validated the accuracy of the proposed formula. With these analyses, a conclusion was made that the compensation structures proposed can effectively reduce the return loss within the whole frequency range, and the compensation of insertion loss is more obvious at higher frequency. The larger the radius ratio, the more obvious the compensation is.

Acknowledgments

This work was supported by the State Key Program of National Natural Science of China (61334003).