Mehdi Hosseinzadeh ${ }^{1 a)}$, Amir Sabbagh Molahosseini ${ }^{1}$, and Keivan Navi ${ }^{2}$<br>${ }^{1}$ Ph.D Student, Science \& Research Branch, Islamic Azad University (IAU), Tehran, Iran<br>${ }^{2}$ Department of Electrical and Computer Engineering, Shahid Beheshti University, GC, Tehran, Iran<br>a) hosseinzadeh@sr.iau.ac.ir


#### Abstract

In this paper, a new reverse converter for the moduli set $\left\{2^{n}-1,2^{n}, 2^{n}+1,2^{n+1}-1\right\}$ is presented. We improved a previously introduced reverse converter architecture for deriving a high-speed hardware design. Hardware architecture of the proposed converter is based on adders, without the need for ROM or Multiplier. The presented design resulted in a significant reduction in conversion delay in comparison to the last reverse converter for the moduli set $\left\{2^{n}-1,2^{n}\right.$, $\left.2^{n}+1,2^{n+1}-1\right\}$.


Keywords: residue number system, reverse converter, VLSI architectures
Classification: Integrated circuits

## References

[1] M. A. Bayoumi and P. Srinivasan,"Parallel arithmetic: from algebra to architecture," Proc. IEEE International Symposium on Circuits and Systems, pp. 2630-2633, 1990.
[2] T. Stouratitis and V. Paliouras, "Considering the alternatives in lowpower design," IEEE Circuits and Devices, vol. 7, pp. 23-29, 2001.
[3] A. Hariri, K. Navi, and R. Rastegar, "A new high dynamic range moduli set with efficient reverse converter," Elsevier Journal of Computers and Mathematics with Applications, vol. 55, no. 4, pp. 660-668, 2008.
[4] Y. Wang, X. Song, M. Aboulhamid, and H. Shen, "Adder based residue to binary numbers converters for $\left(2^{n}-1,2^{n}, 2^{n}+1\right)$," IEEE Trans. Signal Processing, vol. 50, no. 7, pp. 1772-1779, 2002.
[5] A. S. Molahosseini, K. Navi, O. Hashemipour, and A. Jalali, "An efficient architecture for designing reverse converters based on a general threemoduli set," Elsevier Journal of Systems Architecture, In Press, 2008.
[6] P. V. A. Mohan and A. B. Premkumar, "RNS-to-Binary Converters for Two Four-Moduli Set $\left\{2^{n}-1,2^{n}, 2^{n}+1,2^{n+1}-1\right\}$ and $\left\{2^{n}-1,2^{n}, 2^{n}+1\right.$, $\left.2^{n+1}+1\right\}$," IEEE Trans. Circuits Syst. I, vol. 54, no. 6, pp. 1245-1254, 2007.

## 1 Introduction

One of the most effective ways for achieving parallelism on arithmetic level in VLSI systems design is the use of residue number system (RNS) [1]. In RNS, a weighted number is converted into a set of small residues. Since arithmetic operations on residues can be performed without carry propagation between residues, RNS leads to high-speed addition, subtraction and multiplication. Today, RNS is used for reducing the power dissipation in high-performance systems. RNS can tolerate a large reduction in the supply voltage comparing to the corresponding binary architecture while achieving a particular delay specification [2].

Each RNS system is based on a moduli set which consists of a set of relatively prime integers. The dynamic range of an RNS system is defined in terms of the product of the moduli, and it denotes the interval of integers uniquely represented in RNS. Until now, many moduli sets with different dynamic ranges have been proposed for RNS such as $\left\{2^{n}, 2^{2 n}-1,2^{2 n}+\right.$ $1\}[3],\left\{2^{n}-1,2^{n}, 2^{n}+1\right\}[4],\left\{2^{2 n-1}, 2^{2 n+1}-1,2^{2 n+1}+1\right\}[5]$. But, the parallelism provided by these moduli sets is not appropriate for applications which require large dynamic range with high parallelism. Hence, some fourmoduli sets such as $\left\{2^{n}-1,2^{n}, 2^{n}+1,2^{n+1}+1\right\}$ and $\left\{2^{n}-1,2^{n}, 2^{n}+1\right.$, $\left.2^{n+1}-1\right\}[6]$ have been introduced. Since, the largest modulo of the moduli set $\left\{2^{n}-1,2^{n}, 2^{n}+1,2^{n+1}-1\right\}$ is in the form $2^{k}-1$, it can results in faster RNS arithmetic unit than $\left\{2^{n}-1,2^{n}, 2^{n}+1,2^{n+1}+1\right\}$. From the another side, some of the multiplicative inverses of these four-moduli sets have an inelegant forms, and this resulted in long conversion delay of the reverse converters for these moduli sets. In this paper, we make some modifications to the reverse converter of [6], and present a new hardware implementation of the reverse converter for the moduli set $\left\{2^{n}-1,2^{n}, 2^{n}+1,2^{n+1}-1\right\}$. The proposed reverse converter has much lower conversion delay than the converter of [6].

In the rest of paper, the reverse converter of [6] is introduced in section 2 . In section 3, we propose the improvements on reverse converter of [6]. Section 5 evaluates the performance of the proposed reverse converter as well as the other reverse converter, with regard to the conversion delay and hardware complexity.

## 2 Mohan et al. reverse converter

Mohan et al. [6] used mixed-radix conversion (MRC) to derive a reverse conversion algorithm for the moduli set $\left\{2^{n}-1,2^{n}, 2^{n}+1,2^{n+1}-1\right\}$. But, MRC is a sequential process, and because of this their adder-based reverse converter for the moduli set $\left\{2^{n}-1,2^{n}, 2^{n}+1,2^{n+1}-1\right\}$ has long conversion delay. As shown in Fig. 1, their converter architecture consists of many modulo adders which implemented by using carry-propagate adders (CPAs) with end-around carry (EAC). For reducing the conversion delay, they substituted one part of converter with ROM, and derived a ROM-based reverse converter. Although, the ROM-based converter of [6] has less conversion de-


Fig. 1. The reverse converter architecture of [6]
lay than the corresponding adder-based architecture but with increasing the value of $n$, the ROM size grows exponentially, and this leads to increasing the cost of reverse converter.

## 3 The proposed improvements

The main reason for long conversion delay of the adder-based reverse converter of [6] is the modulo $\left(2^{n+1}-1\right)$ adder that followed by a $(3 n+1)$-bit CPA (demonstrated within the dotted lines in Fig. 1). Hence, we are motivated to substitute this part with other hardware components for decreasing the total conversion delay of the reverse converter. The authors of [6] calculated the most significant bits (MSBs) of the final weighted number as:

$$
\begin{equation*}
B_{H 1}=U_{1}^{*}\left(2^{2 n}-1\right)+X_{(3 n-1) \cdots n} \tag{1}
\end{equation*}
$$

In [6], an $(n+1)$-bit CPA2 with EAC is used for performing the modulo $\left(2^{n+1}-1\right)$ addition of the binary vectors $P_{1}$ and $P_{2}$ (as shown in Fig. 1, we named the inputs of CPA2 as $P_{1}$ and $\left.P_{2}\right)$. Next, a $(3 n+1)$-bit CPA3 used for calculation of Eq. (1). The main idea is based on the fact that it is not essential to calculate $B_{H 1}$ directly by a $(3 n+1)$-bit CPA3. But, we can consider $B_{H 1}$ as three independent binary vectors $P_{3}, P_{4}$ and $P_{5}$. Then, we calculate these numbers in a parallel architecture.

First, Eq. (1) can be computed by adding the following binary vectors

| $X_{(3 n-1) \cdots n}: 0$ | 0 | $\cdots$ | 0 | $X_{3 n-1}$ | $X_{3 n-2}$ | $X_{3 n-3}$ | $\cdots$ | $X_{2 n+1}$ | $X_{2 n}$ | $X_{2 n-1}$ | $\cdots$ | $X_{n+1}$ | $X_{n}$ |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $U_{1} 2^{2 n}:$ | $u_{1 n}$ | $u_{1(n-1)}$ | $\cdots$ | $u_{11}$ | $u_{10}$ | 0 | 0 | 0 | $\cdots$ | 0 | 0 | 0 | $\cdots$ | 0 |  |
| $-U_{1}:$ | 0 | 0 | $\cdots$ | 0 | 0 | 0 | 0 | 0 | $\cdots$ | 0 |  | $-u_{1 n}$ | $-u_{1(n-1)}$ | $\cdots$ | $-u_{11}$ |$-u_{10}$

These can be compressed as:

$$
\begin{array}{lllllllllllll}
u_{1 n} & u_{1(n-1)} & \cdots & u_{11} & u_{10} & X_{3 n-1} & X_{3 n-2} & X_{3 n-3} & \cdots & X_{2 n+1} & X_{2 n} & X_{2 n-1} & \cdots
\end{array} X_{n+1} X_{n},
$$

$U_{1}$ is the result of modulo $\left(2^{n+1}-1\right)$ addition of $P_{1}$ and $P_{2}$, and it can be obtained as:

$$
U_{1}= \begin{cases}P_{1}+P_{2} & \text { if } \quad P_{1}+P_{2}<2^{n+1}-1  \tag{4}\\ P_{1}+P-2^{n+1}+1 & \text { if } \quad P_{1}+P_{2} \geq 2^{n+1}-1\end{cases}
$$

Hence, instead of direct performing modulo addition, we can substitute the value of (4) in (3). With performing this, the three parts of $B_{H 1}$ can be formulated as

$$
P_{3}=\left\{\begin{array}{lll}
X_{2 n \cdots n}+\bar{P}_{1}+\bar{P}_{2}+2 & \text { if } \quad P_{1}+P_{1}<2^{n}-1  \tag{5}\\
X_{2 n \cdots n}+\bar{P}_{1}+\bar{P}_{2}+2+\left(2^{n+1}-1\right) & \text { if } \quad P_{1}+P_{1} \geq 2^{n}-1
\end{array}\right.
$$

$P_{3}$ is an $(n+3)$-bit number. The first $(n+1)$ bits of $P_{3}$ forms the least significant $(n+1)$ bits of $B_{H 1}$, and the last two bits of $P_{3}$ will be used in the next stage for computing $P_{4}$ as

$$
\begin{equation*}
P_{4}=X_{3 n-2 \cdots 2 n+1}-P_{3(n+2)} P_{3(n+1)} \tag{6}
\end{equation*}
$$

Since $P_{3(n+2)} P_{3(n+1)}$ can only have one of the values 0,1 and 2 , we can rewrite the Eq. (6) as below

$$
P_{4}=\left\{\begin{array}{lll}
X_{3 n-2 \cdots 2 n+1} & \text { if } & P_{3(n+2)} P_{3(n+1)}=0  \tag{7}\\
X_{3 n-2 \cdots 2 n+1}-1 & \text { if } & P_{3(n+2)} P_{3(n+1)}=1 \\
X_{3 n-2 \cdots 2 n+1}-2 & \text { if } & P_{3(n+2)} P_{3(n+1)}=2
\end{array}\right.
$$

The MSB of $P_{4}$ will be used in the next stage for calculating $P_{5}$, and the remaining $(n-1)$ bits of $P_{4}$ forms the middle bits of $B_{H 1}$. Finally, $P_{5}$ (the most significant $(n+1)$ bits of $\left.B_{H 1}\right)$ can be evaluated as follow

$$
\begin{gather*}
P_{5}=\left(\left(P_{1}+P_{2}\right) \bmod 2^{n+1}-1\right)-P_{4 n}  \tag{8}\\
P_{5}= \begin{cases}P_{1}+P_{2}-P_{4 n} & \text { if } P_{1}+P_{2}<2^{n}-1 \\
P_{1}+P_{2}-P_{4 n}-\left(2^{n+1}-1\right) & \text { if } P_{1}+P_{2} \geq 2^{n}-1\end{cases}  \tag{9}\\
P_{5}=\left\{\begin{array}{l}
\text { if } P_{1}+P_{2}<2^{n+1}-1 \text { and } P_{4 n}=0 \\
P_{1}+P_{2} \begin{cases}P_{1}+P_{2} & \text { if } P_{1}+P_{2}<2^{n+1}-1 \text { and } P_{4 n}=1 \\
P_{1}+P_{2}-1 & \text { if } P_{1}+P_{2} \geq 2^{n+1}-1 \text { and } P_{4 n}=0 \\
P_{1}+P_{2}+1-2^{n+1} \begin{cases}P_{1}+P_{2}+1-2^{n+1} \\
P_{1}+P_{2}+1-2^{n+1}-1 & \text { if } P_{1}+P_{2} \geq 2^{n+1}-1 \text { and } P_{4 n}=1\end{cases} \end{cases}
\end{array} \begin{array}{l}
\text { (8) }
\end{array}\right.  \tag{10}\\
\hline
\end{gather*}
$$

It should be noted that, $-2^{n+1}$ in (10) only changes the most significant bits of $P_{5}$, and since the most significant bit of $P_{5}$ will be ignored, we don't take into account the $-2^{n+1}$ in computing the value of $P_{5}$. Hence, Eq. (10) can be rewritten as

$$
P_{5}= \begin{cases}P_{1}+P_{2} & \text { if }\left(P_{1}+P_{2}<2^{n+1}-1 \text { and } P_{4 n}=0\right) O R\left(P_{1}+P_{2} \geq 2^{n+1}-1 \text { and } P_{4 n}=1\right)  \tag{11}\\ P_{1}+P_{2}-1 & \text { if } P_{1}+P_{2}<2^{n+1}-1 \quad \text { and } P_{4 n}=1 \\ P_{1}+P_{2}+1 & \text { if } P_{1}+P_{2} \geq 2^{n+1}-1 \quad \text { and } P_{4 n}=0\end{cases}
$$

Example: Consider the following values

$$
n=3, \quad P_{1}=0101, \quad P_{2}=1000 \text { and } X_{(3 n-1) \cdots n}=000111
$$

First, using Mohan et al. method [6], we have

$$
\begin{gathered}
U_{1}=1101 \\
B_{H 1}=U_{1}^{*}\left(2^{2 n}-1\right)+X_{(3 n-1) \cdots n} \\
B_{H 1}=1101^{*}(111111)+000111=826
\end{gathered}
$$

Now, by using the proposed method $B_{H 1}$ can be efficiently obtained as follow:

$$
\begin{gathered}
\left\{\begin{array}{l}
P_{1}+P_{2}=01101 \\
P_{1}+P_{2}+1=01110
\end{array} \Rightarrow C_{O u t=0}\right. \\
C_{O u t=0} \Rightarrow P_{3}=X_{2 n \cdots n}+\bar{P}_{1}+\bar{P}_{2}+2=0111+1010+0111+10=11010 \\
\left(P_{3(n+1)}=1, P_{3(n+2)}=0, C_{O u t}=0\right) \Rightarrow P_{4}=x_{(3 n-1) \cdots(2 n+1)}-1=00-1=011 \\
\left(P_{3(2 n+1)}=0, C_{O u t}=0\right) \Rightarrow P_{5}=P_{1}+P_{2}-1=0101+1000-1=1100
\end{gathered}
$$

Fig. 2 shows hardware implementation of the proposed improvements. The architecture is based on Eqs. (5), (7) and (11). Implementation of (5) relies on an $(n+1)$-bit carry-save adder (CSA) followed by two CPAs. It should be noted that, CPA4 includes only $(n+3)$ half adders (HAs). Also, CPA3 and CPA4 function in a bit level parallel architecture. Therefore, the total delay of CPA3 plus CPA4 is $(n+2) t_{\mathrm{FA}}+t_{\mathrm{HA}}$, where $t_{\mathrm{FA}}$ and $t_{\mathrm{HA}}$ denote the delay of a full adder (FA) and HA, respectively.

Next, for realization of $(7)$ two $(n-1)$-bit CPAs are used. Finally, Implementation of (10) has been done by three $(n+1)$-bit CPAs. Also, the carry-outs of CPA7 and CPA8 are used for detecting $P_{1}+P_{2} \geq 2^{n+1}-1$. If $C_{\text {out }}$ is zero, the value of $P_{1}$ plus $P_{2}$ is smaller than $2^{n+1}-1$, and whenever $C_{\text {out }}$ is one, we have $P_{1}+P_{2} \geq 2^{n+1}-1$. The $C_{\text {out }}$ used for selecting the correct values of multiplexers (MUXs).


Fig. 2. Hardware implementation of the proposed improvements

## 4 Performance Evaluation

The proposed reverse converter consists of two level. The first level is the same as the first part of the converter of [6], and composed of a three-modulus reverse converter for calculating $\mathrm{X}_{(3 \mathrm{n}-1) \ldots 0}$, two $(n+1)$-bit CSAs, an $(n+1)$ bit CPA1 with EAC and a CSA tree (these components showed in Fig. 1, outside the dotted lines). The second level of the presented reverse converter substituted the components which showed within the dotted lines in Fig. 1, with those showed in Fig. 2.

The total conversion delay of the presented reverse converter is the delay of first level plus the delay of second level. The delay of the first level is the same with the first level of the converter of [6]. The critical delay path of the second level (Fig. 2) consists of an ( $n+1$ )-bit CSA4, CPA2, CPA3, an FA and MUX 1, 2, 3.

Tab. I presents the total conversion delay and hardware complexity of the reverse converters. In this table, the unit gate model [3, 5] used to derive total area and delay estimations. In this model, each two-input monotonic gate, an XOR/XNOR gate and an FA counts as one, two and seven gates in area, respectively. Moreover, each FA has the delay of four unit gates. Also, the time complexity is the product of the total unit gate area and delay. As seen from Tab. I, the proposed adder-based reverse converter for moduli set $\left\{2^{n}-1,2^{n}, 2^{n}+1,2^{n+1}-1\right\}$ is faster than original work. However, the hardware cost of the presented converter is more. But it is essential to remark to the point that, although the proposed converter consume more hardware but it demonstrated significant improvement in terms of speed and time complexity.

Table I. Performance Comparison

| Area | Unit Gate <br> Area | Delay | Unit <br> Gate <br> Delay | Time <br> Complexity |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $[6]-\mathrm{CI}$ | $(9 \mathrm{n}+5+(n-4)(n+1) / 2) \mathrm{A}_{\mathrm{FA}}$ <br> $+(2 n) \mathrm{A}_{\mathrm{XNOR}}+(2 n) \mathrm{A}_{\mathrm{OR}}$ <br> $+(6 n+1) \mathrm{A}_{\mathrm{NOT}}$ | $\left(129 n+7 n^{2}\right) / 2$ <br> +4 | $((23 n+12) / 2) t_{\mathrm{FA}}$ | $46 n$ | $161 n^{3}$ <br> $+2976 n^{2}$ |
| Proposed | $(10 \mathrm{n}+6+(\mathrm{n}-4)(\mathrm{n}+1) / 2) \mathrm{A}_{\mathrm{FA}}$ <br> $+(6 n+2) \mathrm{A}_{\mathrm{XNOR}}+(6 n+2) \mathrm{A}_{\mathrm{OR}}$ <br> $+(7 n+2) \mathrm{A}_{\mathrm{NOT}}+(n+3) \mathrm{A}_{\mathrm{MUX} 2-1}$ <br> $+(2 n+1) \mathrm{A}_{\mathrm{MUXX}-1}$ | $\left(193 n+7 n^{2}\right) / 2$ <br> +50 | $((15 n+22) / 2) t_{\mathrm{FA}}$ | $30 n$ | $105 n^{3}$ <br> $+2895 n^{2}$ |

## 5 Conclusion

This paper presents an improved reverse converter for the well-known RNS moduli set $\left\{2^{n}-1,2^{n}, 2^{n}+1,2^{n+1}-1\right\}$. The hardware architecture of the proposed converter consists of two levels. The first level is the same as the first level of the original reverse converter. The second level composed of regular binary adders, without the need for using modular adders. Hence, the presented reverse converter results in significant reduction in the conversion delay and time complexity, compared to the original work.

