# A new five-moduli set for efficient hardware implementation of the reverse converter 

Amir Sabbagh Molahosseini ${ }^{1 \text { a) }}$, Chitra Dadkhah ${ }^{2}$, and Keivan Navi ${ }^{3}$<br>${ }^{1}$ Department of Computer Engineering, Science and Research Branch, Islamic Azad University, Tehran, Iran<br>${ }^{2}$ Department of Electrical Engineering, K. N. Toosi University of Technology, Tehran, Iran<br>${ }^{3}$ Department of Electrical and Computer Engineering, Shahid Beheshti University, GC, Tehran, Iran<br>a) amir.sabbagh@srbiau.ac.ir


#### Abstract

In this paper, we propose an efficient hardware implementation of the reverse converter for the new five-moduli set $\left\{2^{n}, 2^{n / 2}-\right.$ $\left.1,2^{n / 2}+1,2^{n}+1,2^{2 n-1}-1\right\}$ for even $n$. The converter has a two-level architecture, and is based on combination of new Chinese remainder theorem 1 (New CRT-I) and mixed-radix conversion (MRC). The presented reverse converter has lower hardware requirements, and results in a significant reduction in the conversion delay, compared to the reverse converter of the latest introduced five-moduli set $\left\{2^{n}-1,2^{n}, 2^{n}+\right.$ $\left.1,2^{n-1}-1,2^{n+1}-1\right\}$ that has the same dynamic range as the proposed five-moduli set. Keywords: reverse converter, residue arithmetic, VLSI architectures Classification: Integrated circuits


## References

[1] A. Omondi and B. Premkumar, Residue Number Systems: Theory and Implementations, Imperial College Press, London, 2007.
[2] A. S. Molahosseini, K. Navi, O. Hashemipour, and A. Jalali, "An efficient architecture for designing reverse converters based on a general threemoduli set," Elsevier J. Syst. Architecture, vol. 54, no. 10, pp. 929-934, 2008.
[3] M. Hosseinzadeh, A. S. Molahosseini, and K. Navi, "An improved reverse converter for the moduli set $\left\{2^{n}-1,2^{n}, 2^{n}+1,2^{n+1}-1\right\}$," IEICE Electron. Express, vol. 5, no. 17, pp. 672-677, 2008.
[4] P. V. A. Mohan, "New reverse converters for the moduli set $\left\{2^{n}-3,2^{n}-\right.$ $\left.1,2^{n}+1,2^{n}+3\right\}$," Elsevier J. Electron. Commun., vol. 62, no. 9, pp. 643658, 2008.
[5] B. Cao, C. H. Chang, and T. Srikanthan, "A Residue-to-Binary Converter for a New Five-Moduli Set," IEEE Trans. Circuits Syst. I, vol. 54, no. 5, pp. 1041-1049, 2007.
[6] Y. Wang, "Residue-to-Binary Converters Based on New Chinese remainder theorems," IEEE Trans. Circuits Syst. II, vol. 47, pp. 197-205, 2000.
[7] S. J. Piestrak, "Design of residue generators and multioperand modular adders using carry-save adders," IEEE Trans. Comput., vol. 43, pp. 68-77, 1994.

## 1 Introduction

The residue number system (RNS) is a carry-free number system which can be used as a method for high-speed and low-power implementation of digital signal processing (DSP) computation algorithms [1]. The reverse conversion is very important and complex part of an RNS system. The complexity of the reverse converter is mainly based on moduli set. The most popular RNS moduli set is $\left\{2^{n}-1,2^{n}, 2^{n}+1\right\}$ which has been attracted researchers for many decades. But, its dynamic range is inadequate for applications which require large dynamic range. Hence, newly, the general three-moduli set $\left\{2^{\alpha}, 2^{\beta}-1,2^{\beta}+1\right\}[2]$ where $\alpha<\beta$, has been introduced for providing large dynamic range with low-complexity. Furthermore, four-moduli sets such as $\left\{2^{n}-1,2^{n}, 2^{n}+1,2^{n+1}-1\right\}[3]$ and $\left\{2^{n}-3,2^{n}-1,2^{n}+1,2^{n}+3\right\}[4]$ have been considered for increasing parallelism. Nowadays, high-performance computation systems demand more parallelism with larger dynamic range. Thus, five-moduli sets are going under more development. The latest proposed five-moduli set is $\left\{2^{n}-1,2^{n}, 2^{n}+1,2^{n-1}-1,2^{n+1}-1\right\}$ [5]. This set has balanced moduli, but its inefficient multiplicative inverses lead to performance degradation of the reverse converter.

In this paper, the new five-moduli set $\left\{2^{n}, 2^{n / 2}-1,2^{n / 2}+1,2^{n}+1,2^{2 n-1}-\right.$ $1\}$ for even $n$ is introduced for RNS. This moduli set has simple multiplicative inverses which can lead to efficient design of reverse converter. Next, a two-level design of reverse converter for the proposed moduli set based on combination of New Chinese remainder theorem 1 (New CRT-I) and mixedradix conversion (MRC) is presented. In comparison with reverse converter of the five-moduli set $\left\{2^{n}-1,2^{n}, 2^{n}+1,2^{n-1}-1,2^{n+1}-1\right\}$ [5], the proposed converter has better performance in terms of hardware requirements and conversion delay.

## 2 Background

The RNS [1] is based on a moduli set $\left\{P_{1}, P_{2}, \ldots, P_{n}\right\}$ which consists of pairwise relatively prime numbers. The dynamic range is defined as $M=$ $P_{1} P_{2} \ldots P_{n}$. Each weighted number $X<M$ has a unique representation in RNS as $\left(x_{1}, x_{2}, \ldots, x_{n}\right)$ where

$$
\begin{equation*}
x_{i}=X \bmod P_{i}=|X|_{P_{i}}, \quad 0 \leq x_{i}<P_{i} \tag{1}
\end{equation*}
$$

By New CRT-I [6], the RNS number $\left(x_{1}, x_{2}, \ldots, x_{n}\right)$ can be converted into its equivalent weighted number as

$$
\begin{align*}
X= & x_{1}+P_{1} \mid k_{1}\left(x_{2}-x_{1}\right)+k_{2} P_{2}\left(x_{3}-x_{2}\right)+\cdots \\
& +\left.k_{n-1} P_{2} P_{3} \cdots P_{n-1}\left(x_{n}-x_{n-1}\right)\right|_{P_{2} P_{3} \cdots P_{n}} \tag{2}
\end{align*}
$$

Where $\left|k_{1} \times P_{1}\right|_{P_{2} P_{3} \cdots P_{n}}=1,\left|k_{2} \times P_{1} \times P_{2}\right|_{P_{3} \ldots P_{n}}=1, \ldots, \mid k_{n-1} \times P_{1} \times P_{2} \times$ $\cdots \times\left. P_{n-1}\right|_{P_{n}}=1$.

By MRC [1], the reverse conversion can be done as

$$
\begin{equation*}
X=z_{n} P_{n-1} \ldots P_{2} P_{1}+\ldots+z_{3} P_{2} P_{1}+z_{2} P_{1}+z_{1} \tag{3}
\end{equation*}
$$

The mixed-radix digits can be calculated by $z_{1}=x_{1}, z_{2}=\left.\left.\left|\left(x_{2}-z_{1}\right)\right| P_{1}^{-1}\right|_{P_{2}}\right|_{P_{2}}$, $\ldots, z_{n}=\left.\left.\left|\left(\left(\left(x_{n}-z_{1}\right)\left|P_{1}^{-1}\right|_{P_{n}}-z_{2}\right)\left|P_{2}^{-1}\right|_{P_{n}}-\cdots-z_{n-1}\right)\right| P_{n-1}^{-1}\right|_{P_{n}}\right|_{P_{n}}$. The term $\left|P_{i}^{-1}\right|_{P_{j}}$ denotes the multiplicative inverse of $P_{i}$ modulo $P_{j}$

## 3 Reverse converter design

Consider the five-moduli set $\left\{2^{n}, 2^{n}+1,2^{n / 2}+1,2^{n / 2}-1,2^{2 n-1}-1\right\}$ with corresponding residues $\left(x_{1}, x_{2}, x_{3}, x_{4}, x_{5}\right)$. The proposed conversion algorithm consists of two levels. In the first level, the equivalent weighted number of the residues $x_{1}, x_{2}, x_{3}$ and $x_{4}$ is obtained by using New CRT-I based on subset $\left\{2^{n}, 2^{n}+1,2^{n / 2}+1,2^{n / 2}-1\right\}$. Next, the result of the first level and $x_{5}$ are combined by using MRC, with respect to the set $\left\{2^{n}\left(2^{n}+1\right)\left(2^{n / 2}+1\right)\left(2^{n / 2}-1\right), 2^{2 n-1}-1\right\}$.

### 3.1 Conversion equations for $\left\{2^{n}, 2^{n}+1,2^{n / 2}+1,2^{n / 2}-1\right\}$ Based on New CRT-I:

The multiplicative inverses which are needed in (2), can be calculated as follows

$$
\begin{align*}
& \left|k_{1} \times 2^{n}\right|_{2^{2 n}-1}=1 \rightarrow k_{1}=2^{n}  \tag{4}\\
& \left|k_{2} \times 2^{n} \times\left(2^{n}+1\right)\right|_{2^{n}-1}=1 \rightarrow k_{2}=2^{n-1}  \tag{5}\\
& \left|k_{3} \times 2^{n} \times\left(2^{n}+1\right) \times\left(2^{n / 2}+1\right)\right|_{2^{n / 2}-1}=1 \rightarrow k_{3}=2^{(n-4) / 2} \tag{6}
\end{align*}
$$

The $Z=\left(x_{1}, x_{2}, x_{3}, x_{4}\right)$ can be obtained by substituting the values of multiplicative inverses, and moduli $P_{1}=2^{n}, P_{2}=2^{n}+1, P_{3}=2^{n / 2}+1$, $P_{4}=2^{n / 2}-1$ in (2) as below
$Z=x_{1}+2^{n}\left|\begin{array}{l}2^{n}\left(x_{2}-x_{1}\right)+2^{n-1}\left(2^{n}+1\right)\left(x_{3}-x_{2}\right) \\ +2^{(n-4) / 2}\left(2^{n}+1\right)\left(2^{n / 2}+1\right)\left(x_{4}-x_{3}\right)\end{array}\right|_{2^{2 n}-1}$
$=x_{1}+2^{n}\left|\begin{array}{l}-2^{n} x_{1}+\left(2^{n-1}-2^{2 n-1}\right) x_{2}+\left(2^{n-2}\left(2^{n}+1\right)-2^{(n-4) / 2}\left(2^{n}+1\right)\right) x_{3} \\ +2^{(n-4) / 2}\left(2^{n}+1\right)\left(2^{n / 2}+1\right) x_{4}\end{array}\right|_{2^{2 n}-1}$
The simplification of (7) can be performed with considering the point that, by expressing $x_{i}$ in $p$ bits, $\left|x_{i} \times 2^{l}\right|_{2^{p}-1}$ and $\left|-x_{i}\right|_{2^{p}-1}$ are equivalent to $l$ bits
circular left shifting of $x_{i}$, and one's complement of $x_{i}$, respectively [1]. The residues can be represented at bit-level as: $x_{1}=\left(x_{1, n-1}, \ldots, x_{1,1}, x_{1,0}\right), x_{2}=$ $\left(x_{2, n}, \ldots, x_{2,1}, x_{2,0}\right), x_{3}=\left(x_{3, n / 2}, \ldots, x_{3,1}, x_{3,0}\right)$ and $x_{4}=\left(x_{4,(n-2) / 2}, \ldots\right.$, $\left.x_{4,1}, x_{4,0}\right)$. Therefore, (7) can be rewritten as

$$
\begin{equation*}
Z=x_{1}+2^{n} Y \tag{8}
\end{equation*}
$$

Where

$$
Y_{31}=\left|2^{n-2}\left(2^{n}+1\right) x_{3}\right|_{2^{2 n}-1}=|2^{n-2}\left(2^{n}+1\right)(\underbrace{0 \cdots 00}_{(n-2) / 2} \underbrace{x_{3, n / 2} \cdots x_{3,1} x_{3,0}}_{(n+2) / 2})|_{2^{2 n-1}}
$$

$$
=|2^{n-2}(\underbrace{0 \cdots 00}_{(n-2) / 2} \underbrace{x_{3, n / 2} \cdots x_{3,1} x_{3,0}}_{(n+2) / 2} \underbrace{0 \cdots 00}_{(n-2) / 2} \underbrace{x_{3, n / 2} \cdots x_{3,1} x_{3,0}}_{(n+2) / 2})|_{2^{2 n}-1}
$$

$$
\begin{equation*}
=x_{3,1} x_{3,0} \underbrace{0 \cdots 00}_{(n-2) / 2} \underbrace{x_{3, n / 2} \cdots x_{3,1} x_{3,0}}_{(n+2) / 2} \underbrace{0 \cdots 00}_{(n-2) / 2} \underbrace{x_{3, n / 2} \cdots x_{3,3} x_{3,2}}_{(n-2) / 2} \tag{13}
\end{equation*}
$$

$$
Y_{32}=\left|-2^{(n-4) / 2}\left(2^{n}+1\right) x_{3}\right|_{2^{2 n}-1}
$$

$$
=|-2^{(n-4) / 2}(\underbrace{0 \cdots 00}_{(n-2) / 2} \underbrace{x_{3, n / 2} \cdots x_{3,1} x_{3,0}}_{(n+2) / 2} \underbrace{0 \cdots 00}_{(n-2) / 2} \underbrace{x_{3, n / 2} \cdots x_{3,1} x_{3,0}}_{(n+2) / 2})|_{2^{2 n}-1}
$$

$$
\begin{equation*}
=1 \underbrace{\bar{x}_{3, n / 2} \cdots \bar{x}_{3,1} \bar{x}_{3,0}}_{(n+2) / 2} \underbrace{1 \cdots 11}_{(n-2) / 2} \underbrace{\bar{x}_{3, n / 2} \cdots \bar{x}_{3,1} \bar{x}_{3,0}}_{(n+2) / 2} \underbrace{1 \cdots 11}_{(n-4) / 2} \tag{14}
\end{equation*}
$$

$$
\begin{align*}
& Y=\left|Y_{1}+Y_{21}+Y_{22}+Y_{31}+Y_{32}+Y_{4}\right|_{2^{2 n}-1} \\
& Y_{1}=\left|-2^{n} x_{1}\right|_{2^{2 n}-1}=|-2^{n}(\underbrace{0 \cdots 00}_{n} \underbrace{x_{1, n-1} \cdots x_{1,1} x_{1,0}}_{n})|_{2^{2 n}-1} \\
& =\underbrace{\bar{x}_{1, n-1} \cdots \bar{x}_{1,1} \bar{x}_{1,0}}_{n} \underbrace{1 \cdots 11}_{n}  \tag{10}\\
& Y_{21}=\left|2^{n-1} x_{2}\right|_{2^{2 n}-1}=|2^{n-1}(\underbrace{0 \cdots 00}_{n-1} \underbrace{x_{2, n} \cdots x_{2,1} x_{2,0}}_{n+1})|_{2^{2 n}-1} \\
& =\underbrace{x_{2, n} \cdots x_{2,1} x_{2,0}}_{n+1} \underbrace{0 \cdots 00}_{n-1}  \tag{11}\\
& Y_{22}=\left|-2^{2 n-1} x_{2}\right|_{2^{2 n}-1}=|-2^{2 n-1}(\underbrace{0 \cdots 00}_{n-1} \underbrace{x_{2, n} \cdots x_{2,1} x_{2,0}}_{n+1})|_{2^{2 n}-1} \\
& =\bar{x}_{2,0} \underbrace{1 \cdots 11}_{n-1} \underbrace{\bar{x}_{2,2 n} \cdots \bar{x}_{2,2} \bar{x}_{2,1}}_{n} \tag{12}
\end{align*}
$$

## 들

$$
\begin{align*}
& Y_{4}=\left|2^{(n-4) / 2}\left(2^{n}+1\right)\left(2^{n / 2}+1\right) x_{4}\right|_{2^{2 n}-1} \\
& =|2^{(n-4) / 2}\left(2^{n}+1\right)\left(2^{n / 2}+1\right)(\underbrace{x_{4,(n-2) / 2} \cdots x_{4,1} x_{4,0}}_{n / 2})|_{2^{2 n-1}} \\
& =|2^{(n-4) / 2}\left(2^{n}+1\right)(\underbrace{x_{4,(n-2) / 2} \cdots x_{4,1} x_{4,0}}_{n / 2} \underbrace{x_{4,(n-2) / 2} \cdots x_{4,1} x_{4,0}}_{n / 2})|_{2^{2 n-1}} \\
& =\mid 2^{(n-4) / 2}(\underbrace{x_{4,(n-2) / 2} \cdots x_{4,1} x_{4,0}}_{n / 2} \underbrace{x_{4,(n-2) / 2} \cdots x_{4,1} x_{4,0}}_{n / 2} \\
& \left.\underbrace{x_{4,(n-2) / 2} \cdots x_{4,1} x_{4,0}}_{n / 2} \underbrace{\left.x_{4,(n-2) / 2} \cdots x_{4,1} x_{4,0}\right)}_{n / 2}\right|_{2^{2 n-1}} \\
& =x_{4,1} x_{4,0} \underbrace{x_{4,(n-2) / 2} \cdots x_{4,1} x_{4,0}}_{n / 2} \underbrace{x_{4,(n-2) / 2} \cdots x_{4,1} x_{4,0}}_{n / 2} \\
& \underbrace{x_{4,(n-2) / 2} \cdots x_{4,1} x_{4,0}}_{n / 2} \underbrace{x_{4,(n-2) / 2} \cdots x_{4,3} x_{4,2}}_{(n-4) / 2} \tag{15}
\end{align*}
$$

### 3.2 Conversion equations for $\left\{2^{n}\left(2^{2 n}-1\right), 2^{2 n-1}-1\right\}$ Based on MRC:

The MRC for these two moduli requires only one multiplicative inverse as

$$
\begin{equation*}
\left|k \times 2^{n}\left(2^{2 n}-1\right)\right|_{2^{2 n-1}-1}=1 \rightarrow k=2^{n-1} \tag{16}
\end{equation*}
$$

Therefore, with considering (3), the $X=\left(Z, x_{5}\right)$ can be calculated based on the two-moduli set $\left\{2^{n}\left(2^{2 n}-1\right), 2^{2 n-1}-1\right\}$ as follows

$$
\begin{equation*}
X=Z+2^{n}\left(2^{2 n}-1\right)\left|\left(x_{5}-Z\right) 2^{n-1}\right|_{2^{2 n-1}-1} \tag{17}
\end{equation*}
$$

The binary vectors $Z$ and $x_{5}$ can be represented in bit-level as $Z=\left(Z_{3 n-1}\right.$, $\left.\ldots, Z_{1}, Z_{0}\right)$ and $x_{5}=\left(x_{5,2 n-2}, \ldots, x_{5,1}, x_{5,0}\right)$. Now, (17) can be simplified as below

$$
\begin{gather*}
X=Z+2^{n}\left(2^{2 n}-1\right) T=\underbrace{Z+2^{3 n} T}_{(5 n-1) \text { bits }}-2^{n} T  \tag{18}\\
T=\left|T_{1}+T_{21}+T_{22}\right|_{2^{2 n-1}-1} \tag{19}
\end{gather*}
$$

Where

$$
\begin{align*}
T_{1} & =\left|2^{n-1} x_{5}\right|_{2^{2 n-1}-1}=|2^{n-1}(\underbrace{x_{5,2 n-2} \cdots x_{5,1} x_{5,0}}_{2 n-1})|_{2^{2 n-1}-1} \\
& =|2^{n-1}(\underbrace{x_{5,2 n-2} \cdots x_{5, n+1} x_{5, n}}_{n-1} \underbrace{x_{5, n-1} \cdots x_{5,1} x_{5,0}}_{n})|_{2^{2 n-1}-1} \\
& =\underbrace{x_{5, n-1} \cdots x_{5,1} x_{5,0}}_{n} \underbrace{x_{5,2 n-2}^{\cdots x_{5, n+1} x_{5, n}}}_{n-1} \tag{20}
\end{align*}
$$

$$
\begin{align*}
& Z=\underbrace{Z_{3 n-1} \cdots Z_{1} Z_{0}}_{3 n}=\underbrace{Z_{3 n-1} \cdots Z_{2 n} Z_{2 n-1}}_{n+1} \times 2^{2 n-1}+\underbrace{Z_{2 n-2} \cdots Z_{1} Z_{0}}_{2 n-1}  \tag{21}\\
& T_{21}=|-2^{n-1} \times 2^{2 n-1}(\underbrace{0 \cdots 00}_{n-2} \underbrace{Z_{3 n-1} \cdots Z_{2 n} Z_{2 n-1}}_{n+1})|_{2^{2 n-1}-1} \\
& =\underbrace{\bar{Z}_{3 n-2} \cdots \bar{Z}_{2 n} \bar{Z}_{2 n-1}}_{n} \underbrace{1 \cdots 11}_{n-2} \bar{Z}_{3 n-1}  \tag{22}\\
& T_{22}=|-2^{n-1}(\underbrace{Z_{2 n-2} \cdots Z_{1} Z_{0}}_{2 n-1})|_{2^{2 n-1}-1} \\
& =|-2^{n-1}(\underbrace{Z_{2 n-2} \cdots Z_{n+1} Z_{n}}_{n-1} \underbrace{Z_{n-1} \cdots Z_{1} Z_{0}}_{n})|_{2^{2 n-1}-1} \\
& =\underbrace{\bar{Z}_{n-1} \cdots \bar{Z}_{1} \bar{Z}_{0}}_{n} \underbrace{\bar{Z}_{2 n-2} \cdots \bar{Z}_{n+1} \bar{Z}_{n}}_{n-1} \tag{23}
\end{align*}
$$

### 3.3 Hardware Implementation:

The proposed reverse converter for the five-moduli set $\left\{2^{n}, 2^{n / 2}-1,2^{n / 2}+\right.$ $\left.1,2^{n}+1,2^{2 n-1}-1\right\}$ is based on equations (8), (9), (18) and (19). The implementation of $(9)$ requires a six-operand modulo $\left(2^{2 n}-1\right)$ adder. In this paper, we consider the method of [7] for implementation of multi-operand modular adders. Hence, the six-operand modulo $\left(2^{2 n}-1\right)$ adder relies on a $2 n$-bit six-input carry-save adder (CSA) tree followed by a $2 n$-bit carrypropagate adder (CPA) with end-around carry (EAC). The six-input CSA tree consists of four $2 n$-bit CSAs with EAC. Also, some of the full adders (FAs) in these CSAs are reduced to pairs of XNOR/OR or XOR/AND gates, because the operands (10)-(14) have some bits with the constant values of 0 or 1 . Since, $x_{1}$ is an $n$-bit number, (8) can be realized with only concatenation of $x_{1}$ and $Y$, without the use of hardware. The implementation of (19) is also based on a $(2 n-1)$-bit CSA with EAC followed by a $(2 n-1)$-bit CPA with EAC. Next, realization of (18) relies on a ( $5 n-1$ )-bit binary subtracter which can be implemented by a ( $5 n-1$ )-bit regular CPA with ' 1 ' carry-in, and $(2 n-1)$ NOT gates. It should be noted that, the term $Z+2^{3 n} T$ is only a concatenation, because $Z$ is a $3 n$-bit number. Fig. 1 shows the hardware architecture of the converter.

## 4 Performance evaluation

Table I makes a comparison in terms of area and delay between the proposed reverse converter for the moduli set $\left\{2^{n}, 2^{n / 2}-1,2^{n / 2}+1,2^{n}+1,2^{2 n-1}-1\right\}$ and the converter of the moduli set $\left\{2^{n}-1,2^{n}, 2^{n}+1,2^{n-1}-1,2^{n+1}-1\right\}[5]$. Both these moduli sets have five moduli and the same dynamic range. As stated in [4], the converter of [5] has a total delay of $(18 n+l+2) t_{\mathrm{FA}}$, where $t_{\mathrm{FA}}$ denotes the delay of an FA. For a better comparison, the unit gate model is considered
to obtain total area and delay estimations. Based on this model, each twoinput monotonic gate counts as one gate in area and delay, an XOR/XNOR gate counts as two gates in area and delay, and an FA has area of seven gates and delay of four gates $[2,3]$. The corresponding total unit gate area and delay are presented in Table I. It is clear from the Table that the proposed converter results in significant reduction in area and delay, compared to the converter of [5].


Fig. 1. The proposed reverse converter: (a) first level (b) second level

Table I. Performance Comparison

| Converter | Hardware requirements | Unit gate <br> area | Conversion delay | Unit gate <br> delay |
| :---: | :---: | :---: | :---: | :---: |
| $[5]$ | $\left(\left(5 n^{2}+43 n+m^{*}\right) / 6+16 n-1\right) \mathrm{A}_{\mathrm{FA}}$ <br> $+(6 n+1) \mathrm{A}_{\mathrm{NOT}}$ | $\left(5 n^{2}+43 n+m^{*}\right) 7 / 6$ <br> $+118 n-6$ | $\left(18 n+l^{*}+7\right) t_{\mathrm{FA}}$ | $72 n+4 l^{*}+28$ |
| Proposed | $(10 n+5) \mathrm{A}_{\mathrm{FA}}+(7 n-5) \mathrm{A}_{\mathrm{XNOR}}$ <br> $+(7 n-5) \mathrm{A}_{\mathrm{OR}}+(2 n-3) \mathrm{A}_{\mathrm{XOR}}$ <br> $+(2 n-3) \mathrm{A}_{\mathrm{AND}}+(8 n+2) \mathrm{A}_{\mathrm{NOT}}$ | $114 n+5$ | $(13 n+1) t_{\mathrm{FA}}+3 t_{\mathrm{NOT}}$ | $52 n+7$ |

${ }^{*} m=n-4,9 n-12$ and $5 n-8$ for $n=6 k-2,6 k$ and $6 k+2$, respectively, and $l$ is the number of the levels of a CSA tree with $((n / 2)+1)$ inputs.

## 5 Conclusion

This paper presents an efficient two-level design of reverse converter for the new five-moduli set $\left\{2^{n}, 2^{n / 2}-1,2^{n / 2}+1,2^{n}+1,2^{2 n-1}-1\right\}$ based on combination of New CRT-I and MRC. Comparison with the latest five-modulus reverse converter has shown that the proposed design is faster and requires less hardware area.

