IEICE Transactions on Electronics
Online ISSN : 1745-1353
Print ISSN : 0916-8524
Special Section on Analog Circuits and Their Application Technologies
An 18 µW Spur Cancelled Clock Generator for Recovering Receiver Sensitivity in Wireless SoCs
Yosuke OGASAWARARyuichi FUJIMOTOTsuneo SUZUKIKenichi SAMI
Author information
JOURNAL RESTRICTED ACCESS

2017 Volume E100.C Issue 6 Pages 529-538

Details
Abstract

A novel spur cancelled clock generator (SCCG) capable of recovering RX sensitivity degradations caused by digital clocks in wireless SoCs is presented. Clock spurs that degrade RX sensitivities are canceled by applying the SCCG to digital circuits or ADCs. The SCCG is integrated into a Bluetooth Low Energy (BLE) SoC fabricated in a 65 nm CMOS process. A measured clock spur reduction of 34 dB and an RX sensitivity recovery of 5 dB are achieved by the proposed SCCG. The power consumption and occupied area of the SCCG is only 18 µW and 40 μm × 120 μm, respectively.

Content from these authors
© 2017 The Institute of Electronics, Information and Communication Engineers
Previous article Next article
feedback
Top