IEICE Transactions on Electronics
Online ISSN : 1745-1353
Print ISSN : 0916-8524
Regular Section
Low Power Clock Gating for Shift Register
Ki-Sung SOHNDa-In HANKi-Ju BAEKNam-Soo KIMYeong-Seuk KIM
Author information
JOURNAL RESTRICTED ACCESS

2012 Volume E95.C Issue 8 Pages 1447-1448

Details
Abstract

A new clock gating circuit suitable for shift register is presented. The proposed clock gating circuit that consists of basic NOR gates is low power and small area. The power consumption of a 16-bit shift register implemented with the proposed clock gating circuit is about 66% lower than that found when using the conventional design.

Content from these authors
© 2012 The Institute of Electronics, Information and Communication Engineers
Previous article
feedback
Top