IEICE Transactions on Electronics
Online ISSN : 1745-1353
Print ISSN : 0916-8524
Special Section on Recent Progress in Microwave and Millimeter-Wave Technologies
Performance Improvement and Congestion Reduction of Large FPGAs Using On-Chip Microwave Interconnects
Mohammad Taghi TEIMOORIAli JAHANIANAdel DOKHANCHI
Author information
JOURNAL RESTRICTED ACCESS

2012 Volume E95.C Issue 10 Pages 1610-1619

Details
Abstract

Microwave interconnects have been proposed recently to break-down long wires in large integrated circuits. In this paper, using of coplanar waveguide RF interconnects in FPGAs is explored to improve performance and reduce routing congestion. We propose a new FPGA architecture consisting of both metal wires and RF receivers/transmitters corresponding with an algorithm to route the proposed FPGA. Experimental results show that used routing tracks and routing congestion are reduced by 23.8% and 7.06%, respectively and performance of the attempted benchmarks is improved by about 33% using this technique. These benefits are earned in reasonable cost of area and power consumption which is negligible for large and complex circuits.

Content from these authors
© 2012 The Institute of Electronics, Information and Communication Engineers
Previous article Next article
feedback
Top