PD-SOI (Partial Depleted Silicon On Insulator) process is a good candidate technology for space system designs, since it features excellent insulation to the silicon substrate compared to the conventional bulk CMOS process. However, the radioactive particles from the low earth orbit can causes single event transient (SET) or abrupt charge collection in a circuit node, leading to a logical error in space systems. Also, the side effects such as the history effect and the kink effect in PD-SOI technology cause the threshold voltage variation, degrading the circuit performance. We propose SET-tolerant PD-SOI CMOS logic circuits using a novel active body-bias scheme. Simulation results show that the proposed circuits are more effective to SET and the side effects as well.