A Flash TDC with 2.6-4.2ps Resolution Using a Group of UnbalancedCMOS Arbiters

Satoshi KOMATSU; Takahiro J. YAMAGUCHI; Mohamed ABBAS; Nguyen Ngoc MAI KHANH; James TANDON; Kunihiro ASADA

doi:10.1587/transfun.E97.A.777

Special Section on Analog Circuit Techniques and Related Topics

A Flash TDC with 2.6-4.2ps Resolution Using a Group of UnbalancedCMOS Arbiters

Satoshi KOMATSU, Takahiro J. YAMAGUCHI, Mohamed ABBAS, Nguyen Ngoc MAI KHANH, James TANDON, Kunihiro ASADA

Author information

Keywords: flash TDC, arbiter, slope control

JOURNAL RESTRICTED ACCESS

2014 Volume E97.A Issue 3 Pages 777-780

DOI https://doi.org/10.1587/transfun.E97.A.777

Details

Abstract

This paper proposes a new flash time-to-digital converter (TDC) circuit which exploits unbalanced arbiters to integrate intrinsic delay offsets into the decision elements. The unbalanced arbiters are implemented with cross-coupled standard NAND cells and the combination of the NAND cells decides the timing offset between two input signals. Simulations and measurements are conducted to validate the new circuit, which provides variable time difference ranges by controlling the slope of input signals. Since the proposed flash TDC uses only NAND cells in a standard cell library for the arbiters which easily enables the TDC to be used as a soft macro in a typical digital circuit design flow.

Corresponding author

Register with J-STAGE for free!