# Formal Design of Arithmetic Circuits over Galois Fields Based on Normal Basis Representations* 




#### Abstract

SUMMARY This paper presents a graph-based approach to designing arithmetic circuits over Galois fields (GFs) using normal basis representations. The proposed method is based on a graph-based circuit description called Galois-field Arithmetic Circuit Graph (GF-ACG). First, we extend GF-ACG representation to describe GFs defined by normal basis in addition to polynomial basis. We then apply the extended design method to Massey-Omura parallel multipliers which are well known as typical multipliers based on normal basis. We present the formal description of the multipliers in a hierarchical manner and show that the verification time can be greatly reduced in comparison with those of the conventional techniques. In addition, we design GF exponentiation circuits consisting of the Massey-Omura parallel multipliers and an inversion circuit over composite field $G F\left(\left(\left(2^{2}\right)^{2}\right)^{2}\right)$ in order to demonstrate the advantages of normal-basis circuits over polynomial-basis ones.


key words: arithmetic circuits, formal verification, normal basis, computer algebra

## 1. Introduction

Applications of arithmetic operations over Galois fields (GFs) have been rapidly increasing owing to the high demands of reliable/secure communications and transactions using ECC (error correction code) and cryptographic operations [2]. These operations are often implemented on hardware in recent embedded devices, such as smart cards and cell phones, and the performance and dependability of arithmetic circuits have a significant impact on the entire processors. Currently, many hardware algorithms on GF arithmetic have been devised and some of such algorithms can be implemented by a multiple-valued logic more efficiently than by the binary logic.

On the other hand, most of such arithmetic circuits are designed at the logic level by researchers who had trained in a particular way to understand GF arithmetic. The conventional Hardware Description Languages (HDLs) do not have high-level arithmetic data structures, arithmetic operations and formulae over GFs. This sometimes requires us to describe structural details of arithmetic circuits by hand at the lowest level of abstraction (i.e., AND-XOR expressions) in a flattened manner. In addition, the functional verification using the conventional logic simulation is quite timeconsuming since these operations are usually performed

[^0]with more-than 64-bit operands. The test pattern generation is also difficult since it varies with the irreducible polynomial even for the same operation (e.g., multiplication). In earlier related research, the formal verification of arithmetic circuits was primarily performed based on Decision Diagrams (DDs) and Binary Moment Diagrams (BMDs) [3][5]. However, conventional approaches are basically limited not only to binary arithmetic over integers, but also to rather small circuits. Although Binary Decision Diagrams (BDDs) can also be applied to GF arithmetic, BDDs are known to be ineffective for XOR-based logic circuits**. There is a decision diagram specified for Galois fields based on the decomposition of multiple-valued functions [6], but it is difficult to handle practical fields such as $G F\left(2^{16}\right)$ and $G F\left(2^{32}\right)$ and apply it to the formal verification. $G F\left(2^{m}\right)$ arithmetic circuits were successfully verified in a few previous studies [7], [8]; however, the application of the verification method appears to be limited to the specific $G F\left(2^{m}\right)$ circuits whose reference (i.e., equivalent) circuits can be prepared in advance.

To address the above problems, a formal design and verification method of arithmetic circuits over GFs was proposed [9] and [10]. The proposed idea is to use a high-level mathematical graph associated with variables and arithmetic formulae over GFs, which is called Galois-field Arithmetic Circuit Graph: GF-ACG. Using GF-ACGs, we can describe any GF arithmetic circuit in a hierarchical manner as a combination of arithmetic sub-circuits (graphs). Such description is formally verified by checking for every sub-circuit whether the function is obtained from the internal structure. The equivalence checking can be performed by formula manipulations based on a polynomial reduction algorithm using Gröbner Basis [11], which makes it possible to verify practical arithmetic circuits in a short time. On the other hand, the previous works in [9] and [10] were limited to GF arithmetic represented by polynomial basis.

This paper presents an extension of GF-ACGs to designing arithmetic circuits over GFs represented by normal basis (NB). The space and time complexities of GF arithmetic operations heavily depend on how the field elements are represented. The NB representation is useful for designing GF arithmetic circuits such as inversion circuits and exponentiation circuits since the squaring operation based on NB representation is performed only by wiring. In this paper, we first present the extension of GF-ACGs to design and

[^1]verify GFs represented by NB in addition to PB , and apply the extended GF-ACG to the formal description of MasseyOmura multipliers. The advantage of the proposed method is evaluated through the experimental verification of the designed multipliers. We also design a set of exponentiation circuits using the designed multipliers and a multiplicative inversion circuit over $G F\left(\left(\left(2^{2}\right)^{2}\right)^{2}\right)$ in order to evaluate the performance of NB-based circuits in comparison with that of PB-based ones. In addition, we further extend GF-ACG to composite fields based on NB and apply it to the formal design and verification of a multiplicative inversion circuit. Note that the preliminary version [1] studied only for prime and extension fields.

## 2. Galois-Field Arithmetic Circuit Graph

This section briefly describes the graph-based representation of GF arithmetic circuits, where the graphs are referred to as GF Arithmetic Circuit Graphs (GF-ACGs).

Figure 1 shows an overview of a GF-ACG. A GF-ACG $G$ is defined as $(\boldsymbol{N}, \boldsymbol{E})$, where $\boldsymbol{N}$ is a set of nodes, and $\boldsymbol{E}$ is a set of directed edges. The node represents an arithmetic circuit by its functional assertion and internal structure. The directed edge represents the flow of data between nodes, and defines the data dependency. We assume that every node has at least one edge connection.

A node $n(\in N)$ is defined by $\left(\boldsymbol{F}, G^{\prime}\right)$, where $\boldsymbol{F}$ is the functional assertion given as a set of equations over GFs (GF equations) and $G^{\prime}$ is the internal structure given as a smaller GF-ACG. A node at the lowest level of abstraction, which does not have its internal structure, is described as ( $\boldsymbol{F}$, nil). A functional assertion is represented as a relation $E_{l}=E_{r}$, where $E_{l}$ and $E_{r}$ are the output and input expressions, respectively, and each expression is given by variables, constants or combinations of the two or more expressions connected by arithmetic operations,,$+- \times$, and $/$.

A directed edge $e(\in \boldsymbol{E})$ is defined as (src, dest, x), where src and dest represent the start and end node, respectively, and $x$ represents the variable indicating an element of GF. If either src or dest is nil, its directed edge represents an external input or output for the given GF-ACG. Each variable is associated with a Galois field. A Galois field $G F$ based on polynomial basis (PB) is defined as $(\boldsymbol{B}, \boldsymbol{C}, I P)$, where $\boldsymbol{B}$ is the basis, $\boldsymbol{C}$ is the coefficient vector, and $I P$ is the irreducible polynomial. More precisely, $\boldsymbol{B}, \boldsymbol{C}$, and $I P$ are given as

$$
\begin{equation*}
\boldsymbol{B}=\left(\beta^{m-1}, \beta^{m-2}, \cdots, \beta^{0}\right) \tag{1}
\end{equation*}
$$



Fig. 1 Galois-field arithmetic circuit graph.

$$
\begin{align*}
& \boldsymbol{C}=\left(C_{m-1}, C_{m-2}, \cdots, C_{0}\right),  \tag{2}\\
& I P=\beta^{m}+c_{m-1} \beta^{m-1}+\cdots+c_{0} \beta^{0}, \tag{3}
\end{align*}
$$

where $\beta$ is the indeterminate element, $C_{i}$ is the coefficient set of degree $i, m$ is the degree of field extension, and $c_{i}$ is the element of the coefficient set $C_{i} . I P=$ nil if the $G F$ is a prime field. Thus, the above description can handle both prime and extension fields. Let $h(0 \leq h \leq m-1)$ and $l(0 \leq$ $l \leq h)$ be the most and least significant degrees, respectively. A variable is represented as $x=(G F,(h, l))$, where the tuple $(h, l)$ is called the degree range. Using the above notation, we can handle a specific variable $x_{i}$ of degree $i$.

A variable is represented as an expression at a lower level of abstraction. Let $x$ be a variable and $x_{i}(l \leq i \leq h)$ be a lower-level variable. We have two types of decomposition nodes whose functions are given as

$$
\begin{align*}
& x_{h}^{(e)}+x_{h-1}^{(e)}+\cdots+x_{l}^{(e)}=x  \tag{4}\\
& x_{h}^{(p)} \beta^{h}+x_{h-1}^{(p)} \beta^{h-1}+\cdots+x_{l}^{(p)} \beta^{l}=x . \tag{5}
\end{align*}
$$

Equation (4) indicates that $x \in G F\left(p^{m}\right)$ is divided into a number of variables of degree $i$ (i.e., $x_{i}(l \leq i \leq h) \in$ $\left.G F\left(p^{m}\right)\right)$. On the other hand, Eq. (5) indicates that $x \in$ $G F\left(p^{m}\right)$ is divided into a number of variables over the prime field (i.e., $x_{i}(l \leq i \leq h) \in G F(p)$ ). We also have two types of composition nodes given as inverse relations between the above inputs and outputs. Using the decomposition/composition nodes, we can change the level of abstraction in edge representation. Note here that these nodes are implemented by wiring and have no internal structures.

The above GF-ACG can be used also for representing any logic circuit. A logic variable is considered as a variable over the GF whose coefficient set is limited to the zero element " 0 " and the unit element " 1 ". Any logical operation can be represented with pseudo logic equations. For example, the functions of AND and XOR circuits are given as

$$
\begin{align*}
& \operatorname{and}(a, b)=a b  \tag{6}\\
& \operatorname{xor}(a, b)=a+b-2 a b \tag{7}
\end{align*}
$$

respectively. Note that the idempotent law is considered as one of functional assertions in the corresponding node (i.e., $a=a^{2}$ and $b=b^{2}$ ).

Thus, GF-ACG can represent any arithmetic circuit over GF represented by PB and any logic circuit. The arithmetic circuits given by GF-ACGs are verified by a formal verification method using Gröbner Basis and a polynomial reduction technique. (See [9] for the detailed verification procedure.)

## 3. Extension to Normal Basis Presentation

This section presents an extension of GF-ACGs to arithmetic circuits over GFs represented by normal basis (NB).

Let $\alpha$ be the indeterminate element $\beta$ raised to the $n$-th power (i.e., $\alpha=\beta^{n}$ ), where the elements $\alpha^{q^{m-1}}, \alpha^{q^{m-2}}, \cdots, \alpha^{q^{0}}$ are linearly independent over $G F(q)$ [12], [13]. A normal
basis of $G F\left(q^{m}\right)$ is given by $\left(\alpha^{q^{m-1}}, \alpha^{q^{m-2}}, \cdots, \alpha^{q^{0}}\right)$, where $q$ is a power of prime number. It is well known that there is a normal basis for any positive integer $m$. Any field element is represented as a linear combination of the elements in a normal basis. For example, consider the finite field $G F\left(2^{3}\right)$ generated by the irreducible polynomial $\beta^{3}+\beta+1$. If we choose $\alpha=\beta^{3}$, we can say that ( $\alpha^{4}, \alpha^{2}, \alpha$ ) is a normal basis.

In order to handle NB representation, we introduce the expression of basis $\boldsymbol{B}$ by $\alpha$ instead of $\beta$. More precisely, a Galois field $G F(=(\boldsymbol{B}, \boldsymbol{C}, I P))$ based on NB is defined by

$$
\begin{align*}
& \boldsymbol{B}=\left(\alpha^{q^{m-1}}, \alpha^{q^{m-2}}, \cdots, \alpha^{q^{0}}\right)  \tag{8}\\
& \boldsymbol{C}=\left(C_{m-1}, C_{m-2}, \cdots, C_{0}\right)  \tag{9}\\
& I P=\beta^{m}+c_{m-1} \beta^{m-1}+\cdots+c_{0} \beta^{0} \tag{10}
\end{align*}
$$

According to the extension, the expression of the second decomposition node given by Eq. (5) is also extended to

$$
\begin{equation*}
x_{h}^{(p)} \alpha^{q^{h}}+x_{h-1}^{(p)} \alpha^{q^{h-1}}+\cdots+x_{l}^{(p)} \alpha^{q^{l}}=x . \tag{11}
\end{equation*}
$$

The corresponding composition node, as is the case for PB, is given as the inverse relation between the above input and output. Using the decomposition and composition nodes, we can also change the level of abstraction in any edge representation based on NB. Note here that we do not need to change the representation of any logic circuit even if we use the extended GF-ACG. As a result, we can apply the extended GF-ACG to any arithmetic circuit over GFs represented by NB.

The formal verification method in [9] is also extended due to the extended description. Figure 2 shows the extended algorithm, where GroebnerBasis( $\boldsymbol{P})$ indicates Buchberger's algorithm to obtain a Gröbner Basis $\boldsymbol{G B}$ from a set of polynomials $\boldsymbol{P}$. Given a functional assertion $f$ and internal structure $G, \boldsymbol{P}$ is generated from functional assertions (i.e., $\boldsymbol{F}$ ) in the internal structure. In the extended algorithm, we minimize the degree of $\boldsymbol{F}$ by $\operatorname{Minimization}(\boldsymbol{F})$ if

| Input: | Functional assertion $f$ <br> Internal structure $G=(\boldsymbol{N}, \boldsymbol{E})$ |
| :---: | :---: |
| Output: | Verification result $r \in\{$ true, false $\}$ |
| $1:$ | Function FormulaEvaluation $(f, G)$ |
| $2:$ | $\boldsymbol{P}:=\emptyset$ |
| $3:$ | for each $\left(\boldsymbol{F}, G^{\prime}\right) \in \boldsymbol{N}$ |
| $4:$ | if $\boldsymbol{F}$ includes $\alpha^{q^{k}}$ |
| $5:$ | $\boldsymbol{F}=$ Minimization $(\boldsymbol{F})$ |
| $6:$ | end if |
| $7:$ | $\boldsymbol{P}:=\boldsymbol{P} \cup \boldsymbol{F}$ |
| $8:$ | end for |
| $9:$ | $\boldsymbol{G B}:=G r o e b n e r$ Basis $(\boldsymbol{P})$ |
| $10:$ | if $N F_{G B}(f)=0$ |
| $11:$ | $r:=$ true |
| $12:$ | else |
| $13:$ | $r:=$ false |
| $14:$ | end if |
| $15:$ | return $r$ |
| $16:$ | end |

Fig. 2 Extended verification algorithm.
the $\boldsymbol{F}$ includes the terms of the indeterminate elements. $\boldsymbol{G} \boldsymbol{B}$ is then obtained from GroebnerBasis $(\boldsymbol{P})$.

Buchberger's algorithm sometimes takes a long time and requires large memory space. The degree of $\boldsymbol{F}$ is a major factor to increase its computation time since the number of polynomial reductions in the algorithm is dependent on the degree. As a result, the above minimization significantly reduces the computation time to generate $\boldsymbol{G B}$. If the normal form of $f$ with respect to $\boldsymbol{G B}$ is equal to zero, $f$ is a member of the ideal from $\boldsymbol{P}$. This means that the functional assertion can be realized with the internal structure. Therefore, this verification algorithm returns true.

## 4. Design and Verification of Massey-Omura Parallel Multipliers

This section presents the application of the extended GFACG to the design and verification of parallel multipliers based on NB representation.

The Massey-Omura parallel multiplier [14] is a 2-input 1-output parallel multiplier over $G F\left(2^{m}\right)$ represented by NB, which has an efficient structure reducing the redundancy of a well-known Massey-Omura multiplier [15]. Let $a$ and $b \in$ $G F\left(2^{m}\right)$ be the inputs and let $c \in G F\left(2^{m}\right)$ be the output. Let $a_{i}^{(p)}$ and $b_{i}^{(p)}$ be the $i$-th elements of decomposed inputs (i.e., $a=\sum_{i=0}^{m-1} a_{i}^{(p)} \alpha^{2^{i}}$ and $\left.b=\sum_{i=0}^{m-1} b_{i}^{(p)} \alpha^{2^{i}}\right)$. The operation of Massey-Omura parallel multiplier, whose function is given as $c=a \times b$, is originally represented by

$$
c=\left\{\begin{array}{l}
\sum_{i=0}^{m-1} a_{i}^{(p)} b_{i}^{(p)} \alpha^{2^{i+1}}+\sum_{i=0}^{m-1} \sum_{j=1}^{v} x_{i, j} \gamma_{j}^{2^{i}}, \text { for } m \text { odd }  \tag{12}\\
\sum_{i=0}^{m-1} a_{i}^{(p)} b_{i}^{(p)} \alpha^{2^{i+1}}+\sum_{i=0}^{m-1} \sum_{j=1}^{v-1} x_{i, j} \gamma_{j}^{2^{i}}+\sum_{i=0}^{v-1} x_{i, v} \gamma_{v}^{2^{i}} \\
\text { for } m \text { even }
\end{array}\right.
$$

where $x_{i, j}=a_{i}^{(p)} b_{i+j}^{(p)}+a_{i+j}^{(p)} b_{i}^{(p)}(0 \leq i \leq m-1,1 \leq j \leq v)$, $\gamma_{j}=\alpha^{1+2^{j}}$ and $v=\left\lfloor\frac{m}{2}\right\rfloor$.

For the GF-ACG design, we derive a hierarchical description from the above flattened description. First, Eq. (12) is simplified as follows:

$$
\begin{align*}
c & =\sum_{i=0}^{m-1} a_{i}^{(p)} b_{i}^{(p)} \alpha^{2^{i+1}}+\sum_{i=0}^{m-1} \sum_{j=1}^{m-1} a_{i}^{(p)} b_{i+v}^{(p)} \gamma_{j}^{2^{i}} \\
& =\sum_{i=0}^{m-1}\left(a_{i}^{(p)} b_{i+0}^{(p)} \alpha^{2^{i}+2^{i+0}}+\sum_{j=1}^{m-1} a_{i}^{(p)} b_{i+j}^{(p)} \alpha^{2^{i}+2^{i+j}}\right) \\
& =\sum_{i=0}^{m-1}\left(\sum_{j=0}^{m-1}\left(a_{i}^{(p)} \times b_{i+j}^{(p)}\right) \alpha^{2^{i}+2^{i+j}}\right) \\
& =\sum_{i=0}^{m-1}\left(\sum_{j=0}^{m-1}\left(a_{i}^{(p)} \times b_{j}^{(p)}\right) \alpha^{2^{i}+2^{j}}\right) . \tag{13}
\end{align*}
$$

Here, the terms in the parenthesis are given as

$$
\begin{equation*}
\sum_{j=0}^{m-1}\left(a_{i}^{(p)} \times b_{j}^{(p)}\right) \alpha^{2^{i}+2^{j}}=w_{i} \tag{14}
\end{equation*}
$$

The operation of Massey-Omura parallel multiplier is finally represented by the following two equations:

$$
\begin{align*}
& \sum_{i=0}^{m-1} w_{i}=a \times b,  \tag{15}\\
& c=\sum_{i=0}^{m-1} w_{i} . \tag{16}
\end{align*}
$$

This suggests that at the $2^{\text {nd }}$-level of the hierarchy, a MasseyOmura parallel multiplier is represented by a GF-ACG with two nodes performing the operations corresponding to Eqs. (15) and (16), respectively.

Equation (15) is then represented by

$$
\begin{align*}
w_{i} & =a_{i}^{(p)} \alpha^{2^{i}} \times \sum_{j=0}^{m-1} b_{j}^{(p)} \alpha^{2^{j}} \\
& =a_{i}^{(e)} \times b, \tag{17}
\end{align*}
$$

where $a_{i}^{(e)}$ is the $i$-th element obtained by the other decomposition of $a\left(a=\sum_{i=0}^{m-1} a_{i}^{(e)}\right)$ and $b \in G F\left(2^{m}\right)$. This means that the $3^{r d}$-level node of Eq. (15) is represented by $m$ nodes performing the operations of Eq. (17). The node of Eq. (16) is represented by $m$-1 2 -input 1 -output adders over $G F\left(2^{m}\right)$,
and these adders are given by 2 -input 1 -output adders over $G F(2)$.

For the $4^{\text {th }}$-level description, let $a_{i}^{(p)} \times b_{j}^{(p)}=s_{i, j}$ and $\alpha^{2^{i}+2^{j}}=\delta_{i, j}$ in Eq. (14). Using $w_{i}=\sum_{k=0}^{m-1} w_{i, k}^{(p)} \alpha^{2^{k}}$ and $\delta_{i, j}=$ $\sum_{k=0}^{m-1} \delta_{i, j, k} \alpha^{2^{k}}$, we can divide the operation of Eq. (14) (i.e., Eq. (17)) into the following two operations:

$$
\begin{align*}
& s_{i, j}=a_{i}^{(p)} \times b_{j}^{(p)}, 0 \leq j \leq m-1,  \tag{18}\\
& w_{i, k}^{(p)}=\sum_{j=0}^{m-1} s_{i, j} \delta_{i, j, k} . \tag{19}
\end{align*}
$$

Thus, the node of Eq. (17) can be given by the nodes performing two operations of Eqs. (18) and (19). If the number of $\delta$ satisfying $\delta_{i, j, k}=1$ is one, Eq. (19) is given as $w_{i, k}^{(p)}=s_{i, j}$. Finally, the node of Eq. (18) can be given by $m$ multipliers over $G F(2)$, and the node of Eq. (19) is given by some 2input 1-output adders over $G F(2)$.

Figure 3 shows the GF-ACGs for the Massey-Omura parallel multiplier over $G F\left(2^{3}\right)$, where the GF-ACGs are represented by five levels of abstraction. The nodes in Figs. 3 (a), (b), (c) and (d) correspond to the shaded parts in Figs. 3 (b), (c), (d) and (e), respectively. Here, "GFA0" and "GFA1" in Figs. 3 (c), (d) correspond to $G_{16}$ and $G_{17}$ in Fig. 3 (e), respectively. Table 1 shows the details of nodes, GFs and variables used in Fig. 3. In this example, $\alpha$ is $\beta$ raised to the cube (i.e., $\alpha=\beta^{3}$ ). Note that the decomposition/composition nodes are not shown in Table 1.


Fig. 3 GF-ACGs for $G F\left(2^{3}\right)$ Massey-Omura parallel multiplier: (a)-(e) GF-ACGs at five levels of abstraction.

Table 1 Nodes, Galois fields, and variables for $G F\left(2^{3}\right)$ Massey-Omura parallel multiplier in Fig. 3.


The $2^{\text {nd }}$-level nodes "Partial Product Generator" and "Accumulator" in Fig. 3 (b) have functional assertions corresponding to Eqs. (15) and (16), respectively. The $3^{\text {rd }}$-level nodes "PPGi" in Fig. 3 (c) have functional assertions corresponding to Eq. (17). The nodes "GFA0" and "GFA1" in Figs. 3 (c) and (d) indicate 2-input 1-output adders over $G F\left(2^{3}\right)$ to construct "Accumulator". The $4^{\text {th }}$-level nodes "SubPPGi" and "SubACCl" in Fig. 3 (d) have functional assertions corresponding to Eqs. (18) and (19), respectively. If the number of $\delta$ satisfying $\delta_{i, j, k}=1$ is one, $s_{i, j}$ becomes $w_{i, k}^{(p)}$ in the functional assertion of "SubPPGi" instead of Eq. (19). It is important to note that we can simply extend the above GF-ACG description to describe any Massey-Omura parallel multiplier over $\operatorname{GF}\left(2^{m}\right)(2 \leq m)$.

In order to demonstrate the capability of the proposed method, we verify a set of the designed Massey-Omura parallel multipliers over $G F\left(2^{m}\right)(2 \leq m \leq 64)$. In this experiment, we performed the proposed verification techniques using Risa/Asir on a Linux PC with an Intel Xeon E5450 3.00 GHz processor and 32 GB RAM. Both the original algorithm and the extended algorithm were performed in the same condition. For comparison, we also performed the Verilog-XL simulation using the corresponding HDL descriptions. Table 2 shows the verification results. We were not able to succeed the complete simulation of $G F\left(2^{16}\right)$ and larger multipliers in this experiment because the verification

Table 2 Verification times of Massey-Omura parallel multipliers [sec].

|  | $G F\left(2^{4}\right)$ | $G F\left(2^{8}\right)$ | $G F\left(2^{16}\right)$ | $G F\left(2^{32}\right)$ | $G F\left(2^{64}\right)$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| (a) | 0.282 | 0.436 | N/A | N/A | N/A |
| (b) | 2.550 | 4.021 | 257.4 | N/A | N/A |
| (c) | 2.334 | 3.618 | 5.482 | 16.24 | 372.5 |

(a) Verilog-XL simulation, (b) previous work [9], (c) this work
time increases exponentially as the signal length increases. On the other hand, using our extended method, we were able to succeed the complete verification even for the 64-bit multiplier over $G F\left(2^{64}\right)$.

## 5. Application to Exponentiation Circuits over GF( $2^{m}$ )

This section applies the extended GF-ACG to $G F\left(2^{m}\right)$ exponentiation circuits given by NB representation and shows the performance of them. One major feature of NB representation is that the squaring operation is done by a cyclic shift (i.e., wiring) without any hardware component. A set of GF exponentiation circuits designed here include such squaring operations depending on the exponent.

Let $a \in G F\left(2^{m}\right)$ be the input. Let $b\left(=\sum_{k=0}^{n-1} b_{k} 2^{k}\right)$ and $c \in G F\left(2^{m}\right)$ be the exponent and the output, respectively. The exponentiation operation (i.e., $c=a^{b}$ ) is calculated by a combination of multiplication and squaring operations and is represented as


Fig. 4 GF-ACGs for cubic circuit: (a)-(b) GF-ACGs at two levels of abstraction.

Table 3 Nodes, Galois fields, and variables for cubic circuit in Fig. 4.

| Nodes |
| :---: |
| [Exponentiation Circuit] $n_{0}=\left(\left\{c=a^{3}\right\}, G_{1}\right)$ |
| [Cyclic Shift] $n_{1}=\left(\left\{w_{0}=a^{2}\right\}, G_{2}\right)$ |
| [Multiplier] $n_{2}=\left(\left\{c=a \times w_{0}\right\}, G_{2}\right)$ |
| Galois field |
| $G F\left(2^{m}\right)=\left(\left(\alpha^{2^{m}}, \alpha^{2^{m-1}}, \cdots, \alpha^{2^{0}}\right),(\{0,1\},\{0,1\}, \cdots,\{0,1\})\right.$, |
| $\left.\beta^{m}+\beta^{m-1}+\cdots+\beta^{0}\right)$ |
| $G F(2)=\left(\left(\beta^{0}\right),(\{0,1\})\right.$, nil $)$ |
| Galois field variables |
| $a, c, w_{0}=\left(G F\left(2^{m}\right),(m-1,0)\right)$ |




Fig. 5 Performance of $G F\left(2^{8}\right)$ exponentiation circuits.

$$
\begin{equation*}
c=a^{b_{n-1} 2^{n-1}} \times a^{b_{n-2} 2^{n-2}} \times \cdots \times a^{b_{0} 2^{0}} \tag{20}
\end{equation*}
$$

We design such exponentiation circuits based on NB by the GF-ACGs. The Massey-Omura parallel multipliers described in the above section are used for the multiplication, and the graphs performing the cyclic shift are added for the squaring. Figure 4 shows an example of the GF-ACGs for a cubic circuit given as $c=a^{3}$. Table 3 shows the details of nodes, GFs and variables used in Fig.4. Note here that Cyclic Shift is implemented by wiring and have no internal structures.

The area and delay of the exponentiation circuits were evaluated using Synopsys Design Compiler with a TSMC $65-\mathrm{nm}$ cell library. The extension degree used in this experiment was 8 (i.e., $G F\left(2^{8}\right)$ ). For comparison, we also designed the corresponding exponentiation circuits based on PB representation presented in [9]. Figure 5 shows the area and delay of the exponentiation circuits, respectively. We confirmed here that as the exponent $b$ increased, the area and the delay of PB-based exponentiation circuits increased by
$O(\log b)$, because they were constructed by a tree structure of some multipliers. On the other hand, the NB-based exponentiation circuits showed better performance the PB-based ones for both area and delay because squaring operations were free of cost in the NB-based circuits.

## 6. Application to Inversion Circuit over $\boldsymbol{G F}\left(\left(\left(\mathbf{2}^{2}\right)^{2}\right)^{2}\right)$

This section presents a further extension of GF-ACGs to composite fields based on NB and shows an application of the extended GF-ACG to a multiplicative inversion circuit over composite field $G F\left(\left(\left(2^{2}\right)^{2}\right)^{2}\right)$ that can be implemented more compactly than the counterpart based on PB [16].

In order to describe a composite field based on NB, the representation of coefficient sets is extended in such a way as to include all the elements of its basic field. In the following, we present the $\operatorname{GF}\left(\left(2^{2}\right)^{2}\right)$ description as an example. Let $G F\left(2^{2}\right)$ be the basic field, given as

$$
\begin{equation*}
G F\left(2^{2}\right)=\left(\left(\beta_{0}^{2^{1}}, \beta_{0}^{2^{0}}\right),(\{0,1\},\{0,1\}), \beta_{0}^{2}+\beta_{0}^{1}+\beta_{0}^{0}\right) . \tag{21}
\end{equation*}
$$

The composite field $G F\left(\left(2^{2}\right)^{2}\right)$ is then given as

$$
\begin{align*}
G F\left(\left(2^{2}\right)^{2}\right)= & \left(\beta_{1}^{\left(2^{2}\right)^{1}}, \beta_{1}^{\left(2^{2}\right)^{0}}\right),\left(\left\{0,1, \gamma_{0}, \gamma_{0}^{2}\right\},\left\{0,1, \gamma_{0}, \gamma_{0}^{2}\right\}\right), \\
& \left.\beta_{1}^{2}+\beta_{1}^{1}+\beta_{0}\right), \tag{22}
\end{align*}
$$

where the elements of $G F\left(2^{2}\right)$ are included with the primitive element $\gamma_{0}$ in the exponential representation.

Figure 6 shows a GF-ACG for the inversion circuit at three levels of abstraction, and Table 4 shows the nodes, GFs and variables in Fig. 6. The "Inversion" in Fig. 6 (a) is the highest-level node. Each node exhibits an internal structure given as a combination of lower-level nodes in the corresponding shaded part. Note again that decomposition/composition nodes are not shown in Table 4.

The functional assertion of the "Inversion" is given as $y=x^{254}$ according to the definition of multiplicative inversion. The circuit outputs a value of zero when the input is zero. As shown in Fig. 6 (b), the internal structure consists of three multipliers, two adders, one squaring coefficient multiplier and one inverter over $\operatorname{GF}\left(\left(2^{2}\right)^{2}\right)$. Each circuit over $G F\left(\left(2^{2}\right)^{2}\right)$ is recursively described with lower-level $G F\left(2^{2}\right)$ circuits, which are shown in Fig. 6 (c). The lowerlevel nodes in Fig. 6 (c) are also described with the lowestlevel nodes over $G F(2)$. The "Inversion" was verified with the proposed verification technique in about 2.5 s on the PC mentioned in Sect. 4.

The area and delay of the inversion circuit described in Fig. 6 and the corresponding inversion circuit based on PB in [10] were evaluated under the same condition mentioned in Sect. 4. Table 5 shows the comparison result. We confirmed that the NB-based inversion circuit showed better performance than the PB-based inversion circuit. This suggests the feasibility and advantage of the extended design and verification method.


Fig. 6 GF-ACG for a multiplicative inversion circuit over $G F\left(\left(\left(2^{2}\right)^{2}\right)^{2}\right)$ : (a)-(c) GF-ACGs at three levels of abstraction.

Table 4 Nodes, Galois fields, and variables for the $G F\left(\left(\left(2^{2}\right)^{2}\right)^{2}\right)$ inversion circuit in Fig. 6.


## 7. Conclusion

This paper presented a formal design of GF arithmetic cir-
cuits represented by normal basis (NB). First, we extended GF-ACG to describe any GF based on NB in addition to polynomial basis (PB) and presented a formal design of Massey-Omura parallel multipliers with the extended GF-

Table 5 Performance of $G F\left(\left(\left(2^{2}\right)^{2}\right)^{2}\right)$ inversion circuits.

| Basis | Area [gates] | Delay [ns] |
| :--- | ---: | ---: |
| Polynomial Basis | 502.0 | 3.41 |
| Normal Basis | 375.3 | 3.08 |

ACG. The experimental result showed that the verification time was greatly reduced as compared with that of the conventional methods. For example, a multiplier over $G F\left(2^{64}\right)$ was verified within 7 minutes. For another application, we also designed a set of NB-based exponentiation circuits and evaluated the performance in comparison with that of the corresponding PB-based circuits. In addition, we presented a further extension of GF-ACG to composite fields based on NB and applied it to an inversion circuit based on $G F\left(\left(2^{2}\right)^{2}\right)$. The proposed method is applicable for both binary and multiple-valued implementations since the GFACG description is technology-independent except for the lowest-level description. The formal design of GF arithmetic circuits based on both PB and NB would remain in the future study.

## Acknowledgments

We sincerely thank Prof. Y. Nogami of Okayama University for his valuable advice about the normal basis theory.

## References

[1] K. Okamoto, N. Homma, and T. Aoki, "A graph-based approach to designing parallel multipliers over Galois fields based on normal basis representations," Proc. 43rd IEEE Int. Symp. Multiple-Valued Logic, pp.158-163, May 2013.
[2] E. Savas and K.C. Koc, "Finite field arithmetic for cryptography," IEEE Circuits Syst. Mag., vol.10, no.2, pp.40-56, Aug. 2010.
[3] R. Bryant, "Graph-based algorithms for boolean function manipulation," IEEE Trans. Comput., vol.C-35, no.8, pp.677-691, Aug. 1986.
[4] E.R. Bryant and Y.A. Chen, "Verification of arithmetic circuits with binary moment diagrams," Proc. 32nd Design Automation Conf., pp.535-541, 1995.
[5] R. Drechsler, ed., Advanced Formal Verification, Kluwer Academic Publishers, 2004.
[6] R. Stankovic and R. Drechsler, "Circuit design from Kronecker Galois field decision diagrams for multiple-valued functions," Proc. 27th IEEE Int. Symp. Multiple-Valued Logic, pp.275-280, 1997.
[7] S. Morioka, Y. Katayama, and T. Yamane, "Towards efficient verification of arithmetic algorithms over Galois fields $G F\left(2^{m}\right)$," Proc. 13th Conf. on Computer Aided Verification, LNCS, vol.2102, pp.465-477, 2001.
[8] D. Mukhopadhyay, G. Sengar, and R.D. Chowdhury, "Hierarchical verification of Galois field circuits," IEEE Trans. Comput.-Aided Integr. Circuits Syst., vol.26, no.10, pp.1893-1898, 2007.
[9] N. Homma, K. Saito, and T. Aoki, "A formal approach to designing cryptographic processors based on $G F\left(2^{m}\right)$ arithmetic circuits," IEEE Trans. Information Forensics and Security, vol.7, no.1, pp.313, Feb. 2012.
[10] N. Homma, K. Saito, and T. Aoki, "Toward formal design of practical cryptographic hardware based on Galois field arithmetic," IEEE Trans. Comput., DOI: http://doi.ieeecomputersociety.org/10.1109/ TC.2013.131, 2013.
[11] D.A. Cox, J.B. Little, and D. O'Shea, Ideals, Varieties, and Algorithms, 2nd ed., Springer-Verlag, NY, 1996.
[12] R.C. Mullin, I.M. Onyszchuk, S.A. Vanstone, and R.M. Wilson, "Optimal normal bases in $G F\left(p^{n}\right)$," Discrete Applied Mathematics, vol.22, no.2, pp.149-161, 1989.
[13] S. Gao, Normal bases over finite fields, Citeseer, 1993.
[14] A. Reyhani-Masoleh and M. Hasan, "A new construction of MasseyOmura parallel multiplier over $G F\left(2^{m}\right)$," IEEE Trans. Comput., vol.51, no.5, pp.511-520, May 2001.
[15] J. Massey and J. Omura, "Computational method and apparatus for finite field arithmetic," 1986. US Patent.
[16] D. Canright, "A very compact S-box for AES," CHES 2005, pp.441455, May 2005.


Kotaro Okamoto received the B.E. degree in information engineering and the M.S degree in information sciences from Tohoku University, Sendai, Japan, in 2012 and 2014, respectively. From 2014, he joined Hitachi, Ltd. His research interest includes Galois-field arithmetic and its circuit design.


Naofumi Homma received the B.E. degree in information engineering, and the M.S. and Ph.D. degrees in information sciences from Tohoku University, Sendai, Japan, in 1997, 1999 and 2001, respectively. He is currently an Associate Professor of the Graduate School of Information Sciences at Tohoku University. For 2002-2006, he also joined the Japan Science and Technology Agency (JST) as a researcher for the PRESTO project. His research interests include computer arithmetic, EDA methodology, high-performance/secure VLSI computing, and hardware security. Dr. Homma received the IP Award at the 2005 LSI IP Design Award, and the Best Paper Award at the Workshop on Synthesis And System Integration of Mixed Information Technologies in 2007.


Takafumi Aoki received the B.E., M.E., and D.E. degrees in electronic engineering from Tohoku University, Sendai, Japan, in 1988, 1990, and 1992, respectively. He is currently a Professor of the Graduate School of Information Sciences at Tohoku University. For 1997-1999, he also joined the PRESTO project, Japan Science and Technology Corporation (JST). His research interests include theoretical aspects of computation, digital signal processing, computer vision, image processing, biometric authentication, and security issues in computer systems. Dr. Aoki received the Outstanding Paper Award at the 1990, 2000, 2001 and 2006 IEEE International Symposiums on Multiple-Valued Logic, the Outstanding Transactions Paper Award from the Institute of Electronics, Information and Communication Engineers (IEICE) of Japan in 1989 and 1997, the IEE Ambrose Fleming Premium Award in 1994, the IEICE Inose Award in 1997, the IEE Mountbatten Premium Award in 1999, the Best Paper Award at the 1999 IEEE International Symposium on Intelligent Signal Processing and Communication Systems, the IP Award at the 7th LSI IP Design Award in 2005, and the Best Paper Award at the 14th Workshop on Synthesis And System Integration of Mixed Information technologies in 2007.


[^0]:    Manuscript received November 29, 2013.
    ${ }^{\dagger}$ The authors are with the Graduate School of Information Sciences, Tohoku University, Sendai-shi, 980-8579 Japan.
    *A preliminary version of this paper appeared in the IEEE 43rd International Symposium on Multiple-Valued Logic (ISMVL 2013) [1].
    a) E-mail: okamoto@aoki.ecei.tohoku.ac.jp

    DOI: 10.1587/transinf.2013LOP0012

[^1]:    ${ }^{* *} \mathrm{GF}$ arithmetic operations mostly consist of XOR and AND gates.

