

# **On-Chip Photonic Interconnects: A Computer Architect's Perspective**

# Synthesis Lectures on Computer Architecture

Editor

**Mark D. Hill, University of Wisconsin**

*Synthesis Lectures on Computer Architecture* publishes 50- to 100-page publications on topics pertaining to the science and art of designing, analyzing, selecting and interconnecting hardware components to create computers that meet functional, performance and cost goals. The scope will largely follow the purview of premier computer architecture conferences, such as ISCA, HPCA, MICRO, and ASPLOS.

On-Chip Photonic Interconnects: A Computer Architect's Perspective

Christopher J. Nitta, Matthew K. Farrens, and Venkatesh Akella

2013

Optimization and Mathematical Modeling in Computer Architecture

Tony Nowatzki, Michael Ferris, Karthikeyan Sankaralingam, Cristian Estan, Nilay Vaish, and David Wood

2013

Security Basics for Computer Architects

Ruby B. Lee

2013

The Datacenter as a Computer: An Introduction to the Design of Warehouse-Scale Machines, Second edition

Luiz André Barroso, Jimmy Clidaras, and Urs Hözle

2013

Shared-Memory Synchronization

Michael L. Scott

2013

Resilient Architecture Design for Voltage Variation

Vijay Janapa Reddi and Meeta Sharma Gupta

2013

Multithreading Architecture

Mario Nemirovsky and Dean M. Tullsen

2013

Performance Analysis and Tuning for General Purpose Graphics Processing Units (GPGPU)

Hyesoon Kim, Richard Vuduc, Sara Baghsorkhi, Jee Choi, and Wen-mei Hwu  
2012

Automatic Parallelization: An Overview of Fundamental Compiler Techniques  
Samuel P. Midkiff

2012

Phase Change Memory: From Devices to Systems  
Moinuddin K. Qureshi, Sudhanva Gurumurthi, and Bipin Rajendran  
2011

Multi-Core Cache Hierarchies

Rajeev Balasubramonian, Norman P. Jouppi, and Naveen Muralimanohar  
2011

A Primer on Memory Consistency and Cache Coherence

Daniel J. Sorin, Mark D. Hill, and David A. Wood  
2011

Dynamic Binary Modification: Tools, Techniques, and Applications  
Kim Hazelwood

2011

Quantum Computing for Computer Architects, Second Edition  
Tzvetan S. Metodi, Arvin I. Faruque, and Frederic T. Chong  
2011

High Performance Datacenter Networks: Architectures, Algorithms, and Opportunities

Dennis Abts and John Kim  
2011

Processor Microarchitecture: An Implementation Perspective

Antonio González, Fernando Latorre, and Grigorios Magklis  
2010

Transactional Memory, 2nd edition

Tim Harris, James Larus, and Ravi Rajwar  
2010

Computer Architecture Performance Evaluation Methods

Lieven Eeckhout  
2010

Introduction to Reconfigurable Supercomputing

Marco Lanzaorta, Stephen Bique, and Robert Rosenberg  
2009

## On-Chip Networks

Natalie Enright Jerger and Li-Shiuan Peh  
2009

## The Memory System: You Can't Avoid It, You Can't Ignore It, You Can't Fake It

Bruce Jacob  
2009

## Fault Tolerant Computer Architecture

Daniel J. Sorin  
2009

## The Datacenter as a Computer: An Introduction to the Design of Warehouse-Scale Machines

Luiz André Barroso and Urs Hözle  
2009

## Computer Architecture Techniques for Power-Efficiency

Stefanos Kaxiras and Margaret Martonosi  
2008

## Chip Multiprocessor Architecture: Techniques to Improve Throughput and Latency

Kunle Olukotun, Lance Hammond, and James Laudon  
2007

## Transactional Memory

James R. Larus and Ravi Rajwar  
2006

## Quantum Computing for Computer Architects

Tzvetan S. Metodi and Frederic T. Chong  
2006

© Springer Nature Switzerland AG 2022  
Reprint of original edition © Morgan & Claypool 2014

All rights reserved. No part of this publication may be reproduced, stored in a retrieval system, or transmitted in any form or by any means—electronic, mechanical, photocopy, recording, or any other except for brief quotations in printed reviews, without the prior permission of the publisher.

On-Chip Photonic Interconnects: A Computer Architect's Perspective  
Christopher J. Nitta, Matthew K. Farrens, and Venkatesh Akella

ISBN: 978-3-031-00646-3 paperback  
ISBN: 978-3-031-01774-2 ebook

DOI 10.1007/978-3-031-01774-2

A Publication in the Springer series  
*SYNTHESIS LECTURES ON COMPUTER ARCHITECTURE*

Lecture #27  
Series Editor: Mark D. Hill, *University of Wisconsin*  
Series ISSN  
Synthesis Lectures on Computer Architecture  
Print 1935-3235 Electronic 1935-3243

# On-Chip Photonic Interconnects: A Computer Architect's Perspective

Christopher J. Nitta, Matthew K. Farrens, and Venkatesh Akella  
University of California, Davis

*SYNTHESIS LECTURES ON COMPUTER ARCHITECTURE #27*

## **ABSTRACT**

As the number of cores on a chip continues to climb, architects will need to address both bandwidth and power consumption issues related to the interconnection network. Electrical interconnects are not likely to scale well to a large number of processors for energy efficiency reasons, and the problem is compounded by the fact that there is a fixed total power budget for a die, dictated by the amount of heat that can be dissipated without special (and expensive) cooling and packaging techniques. Thus, there is a need to seek alternatives to electrical signaling for on-chip interconnection applications.

Photonics, which has a fundamentally different mechanism of signal propagation, offers the potential to not only overcome the drawbacks of electrical signaling, but also enable the architect to build energy efficient, scalable systems. The purpose of this book is to introduce computer architects to the possibilities and challenges of working with photons and designing on-chip photonic interconnection networks.

## **KEYWORDS**

nanophotonics, on-chip network, interconnect, microring, optical interconnects, network topologies

# Contents

<b>List of Figures .....</b>	<b>xiii</b>
<b>List of Tables .....</b>	<b>xv</b>
<b>List of Acronyms .....</b>	<b>xvii</b>
<b>Acknowledgments.....</b>	<b>xix</b>
<b>1      Introduction .....</b>	<b>1</b>
1.1     Organization of the Lecture .....	5
<b>2      Photonic Interconnect Basics .....</b>	<b>7</b>
2.1     Transmitter .....	7
2.1.1    Lasers.....	7
2.1.2    Microring Resonators .....	8
2.1.3    Microrings As Modulators .....	12
2.2     Transmission Medium .....	14
2.2.1    Waveguide Details.....	14
2.2.2    Vias .....	15
2.3     Receiver .....	16
2.3.1    Photodetector Details .....	17
<b>3      Link Construction .....</b>	<b>19</b>
3.1     Photonic Link Design .....	19
3.1.1    Transmitter .....	19
3.1.2    Transmission Medium .....	20
3.1.3    Receiver .....	20
3.1.4    Design Decisions.....	21
3.1.5    Photonic Power Requirements .....	21
3.1.6    Electronic Power Requirements .....	24
3.1.7    Layout/Implementation Issues .....	26
3.1.8    Wide and Slow or Narrow and Fast? .....	28
3.1.9    Total power .....	31

<b>4</b>	<b>On-Chip Photonic Networks</b>	<b>35</b>
4.1	Photonic Network Design Challenges	35
4.1.1	Buffering	35
4.1.2	Topology	35
4.1.3	Arbitration and Flow Control	36
4.1.4	Electrical/Optical Codesign	37
4.1.5	Latency	37
4.2	Case Studies of On-Chip Photonic Networks	38
4.2.1	Corona	38
4.2.2	Phastlane	41
4.2.3	Firefly	44
4.2.4	FlexiShare	45
4.2.5	DCAF	46
4.2.6	Hybrid Photonic NoC	48
<b>5</b>	<b>Challenges</b>	<b>51</b>
5.1	Process Variations	51
5.2	Thermal Issues	52
5.3	Trimming	53
5.4	Resilient On-Chip Photonic Networks	54
5.4.1	Photonic Link Fault Models	54
5.4.2	Link Component Structure-Dependent Errors	56
5.4.3	Unidirectional Bit Errors	58
5.4.4	Mean Time Between Failures	59
<b>6</b>	<b>Other Developments</b>	<b>63</b>
6.1	On-chip Network Developments	63
6.1.1	Monolithic CMOS Integration	63
6.1.2	Lasers	64
6.1.3	Plasmonics	65
6.2	System-level Developments	67
6.2.1	Off-chip I/O	67
6.2.2	Memory System	69
6.2.3	Large-Scale Routers	70
<b>7</b>	<b>Summary &amp; Conclusion</b>	<b>73</b>
7.1	Observations and Things to Remember	73

<b>Bibliography . . . . .</b>	<b>77</b>
<b>Authors' Biographies . . . . .</b>	<b>91</b>

# List of Figures

1.1	High-level photonic communication link .....	1
1.2	Latency optimized on-chip interconnect comparison .....	3
2.1	Laser spectrum .....	8
2.2	Microring micrograph .....	9
2.3	2x2 crossbar/microring comparison .....	9
2.4	Microring resonator and spectrum .....	10
2.5	Four cascaded microrings .....	11
2.6	Multiple microring spectrum .....	11
2.7	Passive and active microring resonators .....	12
2.8	Current injection spectrum .....	13
2.9	Waveguide configurations .....	14
2.10	Inter-layer couplers .....	16
3.1	Optical link example .....	20
3.2	Relative sizes of electrical and photonic components .....	25
3.3	Microring micrograph with buffer overlay .....	25
3.4	Alternating microring layout .....	26
3.5	Signal quality by bandwidth .....	27
3.6	Modulation and SERDES power .....	28
3.7	Microring wiring .....	29
3.8	Local transport power .....	30
3.9	Link power and energy efficiency (end) .....	30
3.10	Energy efficiency (fJ/b) vs. link utilization .....	32
3.11	Optical/electrical energy efficiency crossover .....	33
3.12	Electrical interconnect latencies vs. link length .....	34

4.1	MWSR bus and serpentine waveguide layout .....	39
4.2	Phastlane optical switch .....	42
4.3	SWMR buses .....	43
4.4	FlexiShare crossbar .....	45
4.5	DCAF TX .....	47
4.6	Hybrid NoC node, torus, and timing .....	49
5.1	Microring resonance vs. wavelength .....	53
5.2	Microring drop spectrum .....	55
5.3	Microring drop spectrum for interfering & non-interfering .....	55
5.4	Single-bit errors for faulty microrings .....	56
5.5	Double-bit errors for faulty microrings .....	57
5.6	Reed Solomon circuit .....	60
5.7	Microring fault rate for 1M hr MTBF .....	61
6.1	Hybrid plasmonic modulator .....	66
6.2	All-to-all interconnectivity in $5 \times 5$ AWGR .....	70

# List of Tables

1.1	Evolution of photonic interconnects . . . . .	2
3.1	Optical loss parameters from literature . . . . .	22
3.2	Most energy efficient configuration . . . . .	31

# List of Acronyms

ACK	ACKnowledgement .....	42
ARQ	Automatic Repeat reQuest .....	42
AWGR	Arrayed Waveguide Grating Router .....	71
BOX	Buried Oxide .....	63
CMOS	Complementary Metal–Oxide–Semiconductor .....	4
CMP	Chip MultiProcessor .....	50
CRC	Cyclic Redundancy Check .....	59
DCAF	Directly Connected Arbitration-Free .....	46
DCOF	Directly Connected Optical Fabric .....	48
DIMM	Dual In-line Memory Module .....	69
DMA	Direct Memory Access .....	50
DWDM	Dense Wavelength Division Multiplexing .....	9
EDP	Energy Delay Product .....	45
FBDIMM	Fully Buffered DIMM .....	69
FEC	Forward Error Correction .....	59
FSR	Free Spectral Range .....	10
GBN	Go-Back-N .....	47
GF	Galois Field .....	61
HARQ	Hybrid Automatic Repeat reQuest .....	59
InP	Indium-Phosphide .....	64
ITRS	International Technology Roadmap for Semiconductor .....	2
LED	Light Emitting Diode .....	5
LFSR	Linear Feedback Shift Register .....	59
LVDS	Low Voltage Differential Signaling .....	60
MCM	Multi-Chip Module .....	67
MTBF	Mean Time Between Failure .....	61

## xviii LIST OF ACRONYMS

MWSR	Multiple Writer Single Reader .....	39
MZI	Mach-Zehnder Interferometer .....	52
NAK	Negative AcKnowledge .....	36
NcK	N choose K .....	60
OOK	On-Off Keying .....	1
PIDRAM	Photonically Interconnected DRAM .....	70
PMMA	Polymethyl Methacrylate .....	52
PSE	Photonic Switching Element .....	48
QoS	Quality of Service .....	45
RAID	Redundant Array of Independent Disks .....	60
RSOA	Reflective Semiconductor Optical Amplifier .....	71
SAW	Stop-And-Wait .....	42
SECDED	Single Error Correction and Double Error Detection .....	60
SERDES	SERializer/DESerializer .....	20
SOI	Silicon-On-Insulator .....	2
SWMR	Single Writer Multiple Reader .....	44
TDP	Thermal Design Power .....	3
TED	Triple Error Detection .....	60
TIA	Transimpedance Amplifiers .....	16
TO	Thermo-Optic .....	52
TPA	Two-Photon Absorption .....	15
TSV	Through Silicon Via .....	4
UV	Ultraviolet .....	51
VCSEL	Vertical-Cavity Surface-Emitting Laser .....	5
VLSI	Very-Large-Scale Integration .....	2
WDM	Wavelength Division Multiplexing .....	4

# Acknowledgments

The authors would like to express their gratitude to Christopher Batten of Cornell University for his detailed and thoughtful comments on the first draft of this book. We also thank Ben Yoo, Raj Amirtharajah, Linje Zhou, Amit Hadke, Paul Mejia, Stevan Djordjevic, and Roberto Proietti for the many lively discussions over the years that enhanced our understanding of some of the topics covered in this book. Support from the National Science Foundation through CCF Award 1116897 is gratefully acknowledged.

Christopher J. Nitta, Matthew K. Farrens, and Venkatesh Akella  
September 2013