New Prospects of Integrating Low Substrate Temperatures with Scaling-Sustained Device Architectural Innovation

Synthesis Lectures on Emerging Engineering Technologies

Editor Kris Iniewski, *Redlen Technologies*, *Inc.*

New Prospects of Integrating Low Substrate Temperatures with Scaling-Sustained Device Architectural Innovation Nabil Shovon Ashraf, Shawon Alam, and Mohaiminul Alam 2016

Compound Semiconductor Material and Devices Zhaoiun Liu, Tondgde Huang, Qiang Li, Xing Lu, and Xinbo Zou 2016

Advances in Reflectometric Sensing for Industrial Applications Andrea Cataldo, Egidio De Benedetto, and Giuseppe Cannazza 2016

Sustaining Moore's Law: Uncertainty Leading to a Certainty of IoT Revolution Apek Mulay 2015 © Springer Nature Switzerland AG 2022 Reprint of original edition © Morgan & Claypool 2016

All rights reserved. No part of this publication may be reproduced, stored in a retrieval system, or transmitted in any form or by any means—electronic, mechanical, photocopy, recording, or any other except for brief quotations in printed reviews, without the prior permission of the publisher.

New Prospects of Integrating Low Substrate Temperatures with Scaling-Sustained Device Architectural Innovation

Nabil Shovon Ashraf, Shawon Alam, and Mohaiminul Alam

ISBN: 978-3-031-00899-3 paperback ISBN: 978-3-031-02027-8 ebook

DOI 10.1007/978-3-031-02027-8

A Publication in the Springer series

SYNTHESIS LECTURES ON EMERGING ENGINEERING TECHNOLOGIES

Lecture #4 Series Editor: Kris Iniewski, *Redlen Technologies, Inc.* Series ISSN Print 2381-1412 Electronic 2381-1439

New Prospects of Integrating Low Substrate Temperatures with Scaling-Sustained Device Architectural Innovation

Nabil Shovon Ashraf, Shawon Alam, and Mohaiminul Alam North South University

SYNTHESIS LECTURES ON EMERGING ENGINEERING TECHNOLOGIES #4

ABSTRACT

In order to sustain Moore's Law–based device scaling, principal attention has focused on toward device architectural innovations for improved device performance as per ITRS projections for technology nodes up to 10 nm. Efficient integration of lower substrate temperatures (<300K) to these innovatively configured device structures can enable the industry professionals to keep up with Moore's Law-based scaling curve conforming with ITRS projection of device performance outcome values. In this prospective review E-book, the authors have systematically reviewed the research results based on scaled device architectures, identified key bottlenecks to sustained scaling-based performance, and through original device simulation outcomes of conventional long channel MOSFET extracted the variation profile of threshold voltage as a function of substrate temperature which will be instrumental in reducing subthreshold leakage current in the temperature range 100K–300K. An exploitation methodology to regulate the die temperature to enable the efficient performance of a high-density VLSI circuit is also documented in order to make the lower substrate temperature operation of VLSI circuits and systems on chip process compatible.

KEYWORDS

threshold voltage, substrate temperature, Fermi potential, intrinsic carrier concentration, bulk potential, depletion charge, metal-to-semiconductor work function difference, flat-band voltage, subthreshold leakage current, thin-film microcoolers

Contents

1	Review of Research on Scaled Device Architectures and Importance of		
	Low	er Substrate Temperature Operation of <i>n</i> -MOSFETs 1	
	1.1	Introduction and Scope of this E-book1	
	1.2	Basic Overview and Operational Salient Features of <i>n</i> -channel MOSFET	
		Device Transport	
	1.3	Review of Challenges and Bottlenecks Experienced Over Sustained MOSFET Device Scaling	
	1.4	Device Parameters Critical for Performance Enhancement for Generalized Scaling and at the End of Moore's Law	
	1.5	Role of Substrate Temperature Modeling and Control	
2	Step-by-Step Computation of Threshold Voltage as a Function of Substrate		
	Tem	peratures	
	2.1	Essential Modeling Equations for Computation of Threshold Voltage of <i>N</i> -channel MOSFET as a Function of Substrate/Lattice Temperature 17	
3	Simulation Outcomes For Profile of Threshold Voltage As a Function of		
		strate Temperature Based on Key Device-Centric Parameters	
	3.1	Simulation Outcomes of Various <i>n</i> -MOSFET Device Parameters	
		Including Threshold Voltage as a Function of Temperature	
	3.2	Simulation Outcome of Intrinsic Carrier Concentration (n_i) as a Function of Substrate or Lattice Temperature	
	3.3	Simulation Outcome of Incomplete Ionization of Dopants Relevant for Lower Substrate Temperature Operation	
	3.4	Simulation Outcome of Fermi Energy Level E_F (eV) as a Function of Temperature	
	3.5	Temperature Dependence of Flat Band Voltage ϕ_{ms} (V)	
	3.6	<i>P</i> -type Substrate <i>n</i> -channel MOSFET Bulk Potential Dependence on	
	0.0	Substrate/Lattice Temperature	
	3.7	Dependence of Threshold Voltage V_T of <i>n</i> -channel MOSFET on Substrate Temperature for 1 Micro Channel Length MOSFET	

		3.7.1 Modeling Impact of Incomplete Ionization on Threshold Voltage at the Freeze-Out Temperature Region: A Closer Look	
	3.8	Threshold Voltage Dependence on Substrate Temperature for Different Substrate Doping Conditions for an <i>n</i> -channel MOSFET	
	3.9	Threshold Voltage Dependence on Substrate Temperature for DifferentOxide Thickness for an <i>n</i> -channel MOSFET	
	3.10	Threshold Voltage Dependence on Substrate Temperature for NegativeSubstrate Bias for an <i>n</i> -Channel MOSFET	
	3.11	Threshold Voltage Dependence on Substrate Temperature for PositiveSubstrate Bias for an <i>n</i> -Channel MOSFET	
4		ng Projection of Long Channel Threshold Voltage Variability with trate Temperatures to Scaled Node	
	4.1	Modeling and Simulation Results for a Long Channel MOSFET as Channel Length is Scaled Further	
5		Intage of Lower Substrate Temperature MOSFET Operation to Imize Short Channel Effects and Enhance Reliability	
	5.1	Low Substrate Temperature MOSFET Modeling Benefits in Consideration of Short Channel Effects	
6	A Pro	ospective Outlook on Implementation Methodology of Regulating	
	Subs	trate Temperatures on Silicon Die	
	6.1	A Short Outlook on Implementation of Low Substrate Temperature MOSFET Modeling and Control	
7	Sum	mary of Research Results	
	7.1	Summary of Research Outcomes	
8	Conclusion		
	Refe	rences	
	Auth	ors' Biographies	

viii