A Novel Decomposition for Control of DC Circuits and Grid Models with Heterogeneous Energy Sources

Shuai Wang & John Baillieul

Abstract

The way in which electric power depends on the topology of circuits with mixed voltage and current sources is examined. The power flowing in any steady-state DC circuit is shown to depend on a minimal set of key variables called fundamental node voltages and fundamental edge currents. Every steady-state DC circuit can be decomposed into a voltage controlled subcircuit and a current controlled subcircuit. In terms of such a decomposition, the I^2R losses of a mixed source circuit are always the sum of losses on the voltage controlled subcircuit and the current controlled subcircuit. The paper concludes by showing that the total power flowing in a mixed source circuit can be found as critical points of the power expressed in terms of the key voltage and current variables mentioned above. The possible relationship to topology control of electric grid operations is discussed.

I. Introduction

Because of the fast time constants in changing the system state, transmission line switching has been used to reduce losses and improve grid security since the 1980s [8], [9]. More recently, with the focus on power markets, a good deal of current research on the operation of smart grids has been focused on the co-optimization of network topology and generation in power system operation, i.e. reducing the generation cost through changing the topology of the network whenever congestion occurs.

It has been widely accepted that the line switching problem can be formulated as a mixed integer programming (MIP) problem with some binary variables indicating whether the lines of the network are in or out of service [10], [11]. Formulated in this way, the topology reconfiguration problem is NP-hard. To address this challenge, recent work has been aimed at fast heuristic approaches to line switching. References [3], [5], [6] show the effectiveness of co-optimizing the generation and the network topology through simulations on the IEEE 118-bus system and the WECC 179-bus system. References [7], [4] demonstrate that topology control can be beneficial even while preserving an N-1 reliable network. The total run time of the heuristic methods is short enough for practical use for day ahead planning, and with further development, these may provide a useful approach to *feasibility correction* in optimal power flow (OPF) calculation, [14]. Despite the enthusiasm with which the research community has pursued heuristic approaches to topology control, satisfactory grid-scale solutions have remained elusive.

The present paper examines the loading effect of topology reconfiguration in circuits with mixed voltage and current sources and extends our previous work on purely voltage controlled circuits, [1], and purely current controlled circuits, [2]. The aim is to provide a possible foundation for heuristic of the kind discussed above. The main results of [1] and [2] show that in a voltage-controlled (current-controlled) circuit (see Def. 1), switching on an additional conductive line will always increase (decrease) congestion (i.e. increase (decrease) the I^2R losses).

Mathematically, the DC model of power flow is equivalent to a current driven network, where power injections are equivalent to current sources; power flowing through lines is equivalent to current through edges, etc. See Table 1.

network	potential	flow	impedance	equation
grid	phase θ	power P	reactance X	$P = \frac{\theta}{X}$
circuit	voltage V	current I	resistance R	$I = \frac{V}{R}$


Table 1: The equivalence between a current driven circuit and a transmission grid.

While there is a well established correspondence between current-controlled DC-circuits and linearized DC power flow models, the recent increase in load shifting and demand response programs suggest that the formulation of the standard OPF problem should be modified to take advantage of the flexibility (e.g., loads, reserve requirements, and transmission topology) provided by the smart grid platform. Our mixed source model is better able to capture the features of power grids in which renewables, storage, and demand response play significant roles. For example, consider the 5-bus network of Fig.

Shuai Wang is with the Division of Systems Engineering and John Baillieul is with the Departments of Mechanical Engineering; Electrical and Computer Engineering, and the Division of Systems Engineering at Boston University, Boston, MA 02115. Corresponding author is John Baillieul (Email: johnb@bu.edu).

The work on power systems and grid topology was supported by NSF EFRI Grant Number 1038230, and work on large scale integer optimization was supported by DARPA Contract HR0011-16-C-0115.

1 with a power flow in which there is an overload of $Line\ L_{25}$. Traditionally, such line overloads can be alleviated either through regulating the generators' output or through dynamic control of the underlying network topology. The increase of demand-side participation and the development in electrical energy storage in power markets, however, makes it also possible to alleviate the congestion through load regulation or load shifting in time or space or both. In the simplest case, suppose $Bus\ 2$ and $Bus\ 5$ are equipped with enough energy storage capacities that they are able to release energy during peak times while storing energy at off-peaks. The effect of such system flexibility can be well abstracted as a "phase lock" to the overloaded $Line\ L_{25}$ during peak times which is equivalent to adding a voltage source to the traditional current-controlled circuit model.






Fig. 1. (a) A 5-bus network with line overload at $Line\ L_{25}$. (b) The equivalent mixed-source circuit of (a) with the voltage source (blue) denoting the effect of load regulating equipment at $Bus\ 2$ and $Bus\ 5$.

Due to the heterogeneity of the controllers (e.g. the current-control loop and voltage regulator), distribution networks and microgrids can hardly be modeled as systems with a single class of primary energy sources, pointing out the need for additional research on the mixed source model.

The present paper looks at whether the topology-dependent loading phenomena similar to [1] and [2] can be found in mixed-source networks. It is organized as follows. In the next section (Section II), we review the needed background on the topology of DC electric circuits. In particular, we revisit the calculations of total I^2R loss for arbitrary voltage-controlled circuits and arbitrary current-controlled circuits, respectively. In Section III, we extend the discussion from single-source circuits (see Def. 1) to mixed-sourced circuits. It is shown that the effect of removing an edge from a mixed-source circuit can be perfectly decomposed into two sub-effects in its voltage-controlled sub-circuit (see Def. 9) and current-controlled sub-circuit (see Def. 9), respectively. Meanwhile, it gives a simple method to calculate the change of total I^2R loss for mixed-source circuit based on its reduced equivalent circuit. It is also shown that the total loss of a mixed-source circuit is exactly the sum of total loss of its voltage-controlled sub-circuit and current-controlled sub-circuit. Section IV explores this in terms of four different approaches to calculate the total I^2R loss of an arbitrary mixed-source circuit. It is shown that all of them are mathematically equivalent, pointing out a way to convert a certain type of constrained linear programming formulation to an unconstrained non-linear programming problem. Concluding remarks and possible implications for power networks are contained in Section V.

II. PRELIMINARIES

Definition 1: A voltage-controlled circuit is comprised purely by resistors and voltage sources. A current-controlled circuit is comprised purely by resistors and current sources. Both voltage-controlled circuits and current-controlled circuits are called single-source circuits. A circuit that has both current sources and voltage sources is called a mixed-source circuit.

Remark 1: As capacitors (inductors) act identically as open (short) circuits in DC steady state, the above definition can be easily extended to general steady-state RCL circuits as was shown in [1] and [2].

Definition 2: An edge in a network graph represents a single element either a voltage source, a current source or a resistor. A node denotes the position of connection where two or more edges meet. A cycle is any closed path.

A. Voltage-Controlled Circuit [1]

Definition 3: [1] For a voltage controlled circuit, a fundamental node basis is a maximal set of nodes among which there exist no paths comprised purely of voltage source edges. Their voltages are called fundamental nodal voltages.

The fundamental node basis may not be unique for a voltage-controlled circuit, but its dimension is always uniquely determined. For example, the fundamental node basis for the circuit in Fig. 3 can be nodes $\{1, 2\}$, $\{3, 2\}$ or $\{4, 2\}$.

By definition, if one node, say the *i*-th node, is not included in the selected fundamental node basis, there must exist one and only one fundamental node that has a pure voltage source path connecting it and the *i*-th node. Thus, once all





Fig. 2. (a) A voltage-controlled circuit with nodes {1,2,3}. (b) A current-controlled circuit with nodes {1,2}. (c) A mixed-source circuit with nodes



A simple circuit with DC-voltage sources and resistive loads.

fundamental nodal voltages are known, all other nodal voltages can be determined by adding the voltage contributions from the voltage source edges that connect them to the fundamental nodes.

There may or may not exist a pure voltage source path between the pair of endpoints of a resistor edge. If such a path exists, then the voltage drop between its endpoints is always fixed. We call such a resistor a Type V1 resistor. We can use a scalar, say P_{V1} , to denote the total I^2R loss of such resistor edges.

For a resistor edge that doesn't have a pure voltage source path between its endpoints, its I^2R loss may vary if we change the connectivity of another edge. We call such a resistor a Type V2 resistor. We assume, without loss of generality, that the endpoints of each Type V2 resistor are connected to a pair of fundamental nodes, $\{i,j\}$ (i,j=1,...,D), where D is the cardinality of the fundamental node basis), and these are connected by a voltage source path. In general, there may be more than one Type V2 resistor edge connected to fundamental node pair $\{i, j\}$, and we denote the total number of such resistor edges by $L_{i,j}$. Here, we assume the k-th resistor edge discussed above has value $R_{i,j,k}$ $(k = 1,...,L_{i,j})$.

It is easy to see that the sets of Type V1 resistors and Type V2 resistors are jointly exhaustive. A potential function denoting the total I^2R loss of all resistors on a voltage controlled circuit can then be formed by:

$$P_V = P_{V1} + \sum_{i=1}^{D-1} \sum_{j=i+1}^{D} \sum_{k=1}^{L_{i,j}} \frac{(e_{v_i} + e_{P_{v_{i,k}}} - e_{v_j} - e_{P_{v_{j,k}}})^2}{R_{i,j,k}}$$
(1)

where $\{e_{v_1},...,e_{v_M}\}$ are the fundamental nodal voltages, and $e_{P_{v_{i,k}}}$ denotes the algebraic sum of voltages on the pure voltage source path connecting the fundamental node i and one endpoint of the resistor $R_{i,j,k}$. Similarly, $e_{P_{v_{i,k}}}$ is the sum of voltages along the path connecting the other endpoint of the resistor to the fundamental node j.

This can be best understood by using the circuit in Fig. 3 as an illustrative example. Clearly, there are no resistor edges in Fig. 3 with endpoints being connected by a pure voltage source path, i.e. $P_{V1} = 0$. The dimension of the fundamental node basis has been shown to be 2, i.e D=2, and we randomly choose nodes $\{1,2\}$ as the fundamental node basis. The endpoints of three resistor edges $\{R_1, R_2, R_3\}$ are either directly connected to node 1 and node 2 or indirectly connected to node 1 by a pure voltage source path, i.e. $L_{1,2}=3$, $R_{1,2,1}=R_1$, $R_{1,2,2}=R_2$, and $R_{1,2,3}=R_3$. For example, the left endpoint of R_2 (namely $R_{1,2,2}$) is connected by a path of E_1 and E_2 to node 1, i.e. $e_{P_{v_{1,2}}}=-E_1-E_2$, and its right endpoint is directly connected to node 2, i.e. $e_{P_{v_{2,2}}}=0$. Denoting the voltages at node 1 and 2 as e_{v1} and e_{v2} , we know the I^2R loss of R_2 is given by $\frac{(e_{v_1}+e_{P_{v_{1,2}}}-e_{v_2}-e_{P_{v_{2,2}}})^2}{R_{1,2,2}}$. Repeating the calculation for all three resistors, we have

$$P_V = \sum_{k=1}^{3} \frac{(e_{v_1} + e_{P_{v_{1,k}}} - e_{v_2} - e_{P_{v_{2,k}}})^2}{R_{1,2,k}}$$

B. Current-Controlled Circuit [2]

Definition 4: [12] If there exists some spanning tree T for a given graph, and e denotes an edge that is not in T, then the simple cycle consisting of e together with the path in T connecting the endpoints of e is called the fundamental cycle defined by e. A cycle basis formed in this way is called a fundamental cycle basis.

Definition 5: Given an arbitrary DC circuit network consisting of current sources, voltage sources and resistors, its resistance graph is formed by:

- replacing the original position of every current source with its internal resistance: an open circuit;
- replacing the original position of every voltage source with its internal admittance: a short circuit.

For a current-controlled circuit, its resistance graph can be formed by removing all source edges. A spanning tree \mathcal{T} of its resistance graph can be found by using depth-first search. Then a fundamental cycle basis of the resistance graph can be formed based on \mathcal{T} . We assume without loss of generality that there are N fundamental cycles, and the edges that define the fundamental cycles are $\{e_1, e_2, ..., e_N\}$. The original current-controlled circuit can be reconstructed from the resistance graph by putting back all current source edges. With all current sources operating, we denote the current flowing on the edge e_i that defines the i-th fundamental cycle by I_{e_i} .

A resistor edge, if one of its endpoints is a leaf vertex, doesn't belong to any fundamental cycle of the resistance graph. In such case, its I^2R loss will always be unchanged as the current flowing through the resistor is fixed. We call such resistors Type I1 resistors. We can use a scalar, say P_{I1} , to denote the total loss of such resistors.

A resistor edge, if neither of its endpoints is a leaf vertex, may belong to either one or several fundamental cycles of the resistance graph. For a resistor edge that is exclusively owned by one fundamental cycle, say the *i*-th fundamental cycle, we call it a *Type 12* resistor. We can denote the number of the *i*-th fundamental cycle's exclusive edges by O_i (i = 1, ..., N), and the resistance of the *k*-th exclusive edge as $R_{i,i,k}$, then the total loss of such resistor edges can be computed by:

$$P_{I2} = \sum_{i=1}^{N} \sum_{k=1}^{O_i} (I_{e_i} + I_{P_{e_i,k}})^2 R_{i,i,k}$$

where $I_{P_{e_i,k}}$ denotes the algebraic sum of current injections from current source edges and/or the Type I1 resistor edges to the path connecting e_i and the k-th exclusive edge.

For those resistor edges that are shared by two or more fundamental cycles, we call them *Type 13* resistors. We can denote the number of such resistor edges by M, the resistance of the k-th (k=1,...,M) edge by R_k , the number of fundamental cycles that are associated with the k-th edge by n_k , and the edges defining these associated fundamental cycles by $\{e_{k_1},e_{k_2},...,e_{k_{n_k}}\}$ $(1< k_1,...,k_{n_k}< N)$. Then the total loss of such resistor edges can be computed by

$$P_{I3} = \sum_{k=1}^{M} (\sum_{i=1}^{n_k} I_{e_{k_i}} + I_{P_k})^2 R_k$$

where I_{P_k} denotes the algebraic sum of current injections from current source edges and/or the Type I1 resistor edges to the paths connecting the edges defining the associated fundamental cycles and the k-th Type I3 edge.

It is easy to see that the sets of Type I1 resistors, Type I2 resistors and Type I3 resistors are jointly exhaustive. Then a potential function denoting the total loss of all resistors in a current-controlled circuit can be given by:

$$P_I = P_{I1} + P_{I2} + P_{I3} (2)$$

Definition 6: [2] The adding (removing) of an edge to (from) an existing graph is called a parallel attachment (removal) if the node set of the graph is unchanged but the number of fundamental cycles is increased (decreased) by 1 after the operation. The adding (removing) of an edge to (from) an existing graph is called a serial attachment (removal) if the cycle space of the graph is unchanged but the number of nodes is increased by one after the operation.

In graph theory, a serial attachment can be viewed as the subdivision of some edge. Fig. 4 shows an example of parallel attachment and serial attachment of a resistor R_2 to a circuit comprised by a voltage source V and a resistor R_1 .




Fig. 4. An example of parallel attachment and serial attachment.

Definition 7: [2] An electric element in the circuit is called a *passive* element if its current and voltage are of opposite polarity (and therefore the element consumes power), and an *active* element if its current and voltage are of same polarity (and therefore the element delivers power).

III. THE CASE OF MIXED-SOURCE NETWORKS

In [1] and [2], we showed that the parallel attachment of an active current (voltage) source always increases the total loss of a current-controlled (voltage-controlled) circuit. It is natural to ask if similar results can be generalized for an arbitrary

mixed-source circuit. The answer is no. [2] shows a simple counterexample which is revisited in Fig. 5. An interesting paradoxical behavior happens in Fig. 5: the removal of an active current source causes a redistribution of the current that results in higher total I^2R loss of a mixed-source circuit.



Fig. 5. (a) A mixed-source network with two current sources and one voltage source. (b) A mixed-source network with one current source and one voltage sources. (Example from [2]).

In order to explore this paradox, we have the following:

Definition 8: A source factor in a circuit is defined to be the sensitivity of the current flowing through a voltage source (or of voltage difference between the endpoints of a current source) with respect to a change in the value of another voltage source or current source.

By above definition, we have the following notations:

- the sensitivity of the current flowing through voltage source i with respect to a change in the value of voltage source
 j is denoted as s_{i,i}^{VV};
- the sensitivity of the current flowing through voltage source i with respect to a change in the value of current source j is denoted as $s_{i,i}^{\mathbb{IV}}$;
- the sensitivity of the voltage difference between the endpoints of current source i with respect to a change in the value of voltage source j is denoted as $s_{i,i}^{\mathbb{VI}}$;
- the sensitivity of the voltage difference between the endpoints of current source i with respect to a change in the value of current source j is denoted as $s_{j,i}^{\mathbb{II}}$.

By the Generalized Notorn Theorem [13], any 4-terminal resistance graph can be reduced to an equivalent resistance network. The equivalent network consists of 6 resistors and its graph is the complete one as shown in Fig. 6.




Fig. 6. The equivalent reistance network for an arbitrary 4-terminal resistance network.

The red box (and green box) in Fig. 6 can then be filled with a voltage source or current source in order to study some useful properties of the source factor. Basically, we have following results (whose proof is a basic calculation based on Fig. 6 and thus is omitted here):

$$\begin{aligned} s_{j,i}^{\mathbb{VV}} &= s_{i,j}^{\mathbb{VV}} \\ s_{j,i}^{\mathbb{IV}} &= -s_{i,j}^{\mathbb{VI}} \\ s_{j,i}^{\mathbb{II}} &= s_{i,j}^{\mathbb{II}}. \end{aligned} \tag{3}$$

Lemma 1: The parallel attachment of a resistor edge to endpoint pair $\{m, n\}$ in a mixed-source circuit will always decrese the voltage difference between $\{m, n\}$, and will keep the voltage polarity of $\{m, n\}$ unchanged.

Proof: Thevenin's theorem states that any linear circuit with voltage and current sources and resistances can be replaced at terminals m-n by an equivalent voltage source V_{mn} in series connection with an equivalent resistor R_{mn} . V_{mn} is the voltage obtained at terminals m-n before we add the new resistor edge. Denoting the new voltage obtained at terminals m-n after we add the new resistor edge as $V_{mn}^{'}$, it is easy to prove that $V_{mn}^{'}$ must be smaller than V_{mn} , and the voltage polarity of $\{m,n\}$ must be unchanged.

Definition 9: For a given mixed-source circuit, C_M , its voltage-controlled sub-circuit, C_V , is created by replacing all current source edges with open circuits in C_M ; and its current-controlled sub-circuit, C_I , is created by replacing all voltage

source edges with short circuits in C_M . It is easy to see that C_M , C_V , and C_I have the same set of resistance edges. To prevent confusion, we denote the i-th resistance edge by R_i^M in C_M , R_i^V in C_V , and R_i^I in C_I , respectively, and denote the current flowing on the i-th resistance edge by I_i^M in C_M , I_i^V in C_V , and I_i^I in C_I , respectively.

For example, the circuits in Fig. 2(a) and Fig. 2(b) are the voltage-controlled sub-circuit and current-controlled sub-circuit of the circuit in Fig. 2(c), respectively.

Proposition 1: The change of total losses, ΔP , resulting from the parallel removal (parallel attachment) of a resistance link R_j^M from a mixed-source circuit is given by $\Delta P = \Delta P_V + \Delta P_I$, where ΔP_V denotes the change of losses resulting from removing (adding) the link R_j^V from its voltage-controlled sub-circuit, and ΔP_I denotes the change of losses resulting from removing (adding) the link R_j^V from its current-controlled sub-circuit.

Proof: It is easy to prove that the parallel attachment and parallel removal have exactly the opposite effect on the total loss of a circuit. The parallel removal part of the proposition is thus logically equivalent to the parallel attachment part of the proposition. Hence we just need to prove the parallel removal part of the proposition.

We assume without loss of generality that there are k current sources $\{\mathbb{I}_1,...,\mathbb{I}_k\}$, and k voltage sources $\{\mathbb{V}_1,...,\mathbb{V}_k\}$, in the circuit. Suppose we are going to remove the j-th resistor edge R_j , and its endpoint pair is $\{m,n\}$.

By the principle of energy conservation, the change of total I^2R loss must be equivalent to the change of total sources' energy output

$$\sum_{i=1}^{k} \mathbb{I}_i \Delta V_i + \sum_{i=1}^{l} \mathbb{V}_i \Delta I_i$$

where ΔV_i denotes the change of voltage difference between the endpoints of the *i*-th current source, and ΔI_i denotes the change of current flowing through the *i*-th voltage source. Here, in order to calculate ΔV_i and ΔI_i , we replace the *j*-th resistor edge by a passive current source with value I_{mn} , i.e. the current flowing on the resistor edge before its removal. Clearly, such a replacement increases the number of source edges by 1 and deceases the number of resistor edges by 1, but it has no effect on the rest of the circuit. The voltage difference between the endpoints of the new current source edge must be equivalent to V_{mn} , i.e. the the voltage difference between node pair $\{m,n\}$ before the removal.

By the superposition principle, it is easy to prove that V_{mn} is a linear combination of $\{\mathbb{I}_1,...,\mathbb{I}_k,I_{mn}\}$ and $\{\mathbb{V}_1,...,\mathbb{V}_l\}$, i.e.

$$V_{mn} = \begin{bmatrix} \mathbb{I}_1 & \cdots & \mathbb{I}_k & I_{mn} \end{bmatrix} \begin{bmatrix} s_{1,mn}^{\mathbb{II}} \\ \vdots \\ s_{k,mn}^{\mathbb{II}} \\ s_{mn,mn}^{\mathbb{II}} \end{bmatrix} + \begin{bmatrix} \mathbb{V}_1 & \cdots & \mathbb{V}_l \end{bmatrix} \begin{bmatrix} s_{1,mn}^{\mathbb{VI}} \\ \vdots \\ s_{l,mn}^{\mathbb{VI}} \end{bmatrix}$$

where $\{s_{1,mn}^{\mathbb{II}},\cdots,s_{k,mn}^{\mathbb{II}},s_{mn,mn}^{\mathbb{II}}\}$ and $\{s_{1,mn}^{\mathbb{VI}},\cdots,s_{l,mn}^{\mathbb{VI}}\}$ are source factors. To be more specific, $s_{u,w}^{\mathbb{II}}$ (u,w=1,...,k,mn) is the sensitivity of the voltage difference between the w-th current source's endpoints with respect to a change in the value of the u-th current source. $s_{u,w}^{\mathbb{VI}}$ (u=1,...,l and w=1,...,k,mn) is the sensitivity of the voltage difference between the w-th current source's endpoints with respect to a change in the value of the u-th voltage source. Similarly, we have

$$V_i = \begin{bmatrix} \mathbb{I}_1 & \cdots & \mathbb{I}_k & I_{mn} \end{bmatrix} \begin{bmatrix} s_{1,i}^{\mathbb{II}} \\ \vdots \\ s_{k,i}^{\mathbb{II}} \\ s_{mn,i}^{\mathbb{II}} \end{bmatrix} + \begin{bmatrix} \mathbb{V}_1 & \cdots & \mathbb{V}_l \end{bmatrix} \begin{bmatrix} s_{1,i}^{\mathbb{VI}} \\ \vdots \\ s_{l,i}^{\mathbb{VI}} \end{bmatrix}$$

where V_i (i = 1, ..., k)denotes the voltage difference between the endpoints of the i-th current source, and

$$I_i = \begin{bmatrix} \mathbb{I}_1 & \cdots & \mathbb{I}_k & I_{mn} \end{bmatrix} \begin{bmatrix} s_{1,i}^{\mathbb{IV}} \\ \vdots \\ s_{k,i}^{\mathbb{IV}} \\ s_{mn,i}^{\mathbb{IV}} \end{bmatrix} + \begin{bmatrix} \mathbb{V}_1 & \cdots & \mathbb{V}_l \end{bmatrix} \begin{bmatrix} s_{1,i}^{\mathbb{VV}} \\ \vdots \\ s_{l,i}^{\mathbb{VV}} \end{bmatrix}$$

where I_i (i = 1, ..., l)denotes the current flowing through the *i*-th voltage source.

Clearly, the removal of the the j-th resistor edge R_j and the removal of the current source I_{mn} have exactly the same effect on the total energy output of the k current sources and l voltage sources. In addition, the removal of the current source I_{mn} doesn't further change the resistance graph. Thus, we have

$$\begin{bmatrix} \Delta V_1 \\ \vdots \\ \Delta V_k \end{bmatrix} = -I_{mn} \begin{bmatrix} s_{mn,1}^{\mathbb{II}} \\ \vdots \\ s_{mn,k}^{\mathbb{II}} \end{bmatrix}$$

$$egin{bmatrix} \Delta I_1 \ dots \ \Delta I_l \end{bmatrix} = -I_{mn} egin{bmatrix} s_{mn,1}^{\mathbb{I}} \ dots \ s_{mn,l}^{\mathbb{I}} \end{bmatrix} \ k & l & l & s_{mn,1}^{\mathbb{I}} \end{bmatrix}$$

$$\sum_{i=1}^k \mathbb{I}_i \Delta V_i + \sum_{i=1}^l \mathbb{V}_i \Delta I_i = -I_{mn} \{ \begin{bmatrix} \mathbb{I}_1 & \cdots & \mathbb{I}_k \end{bmatrix} \begin{bmatrix} s^{\mathbb{II}}_{mn,1} \\ \vdots \\ s^{\mathbb{II}}_{mn,k} \end{bmatrix} + \begin{bmatrix} \mathbb{V}_1 & \cdots & \mathbb{V}_l \end{bmatrix} \begin{bmatrix} s^{\mathbb{IV}}_{mn,1} \\ \vdots \\ s^{\mathbb{IV}}_{mn,l} \end{bmatrix} \}.$$

By (3), we have $s_{mn,i}^{\mathbb{II}}=s_{i,mn}^{\mathbb{II}}$ (i=1,...,k,mn) and $s_{mn,i}^{\mathbb{IV}}=-s_{i,mn}^{\mathbb{VI}}$ (i=1,...,l) which further gives us

$$\sum_{i=1}^{k} \mathbb{I}_{i} \Delta V_{i} + \sum_{i=1}^{l} \mathbb{V}_{i} \Delta I_{i} = -I_{mn} \{ \begin{bmatrix} \mathbb{I}_{1} & \cdots & \mathbb{I}_{k} \end{bmatrix} \begin{bmatrix} s_{1,mn}^{\mathbb{I}} \\ \vdots \\ s_{k,mn}^{\mathbb{I}} \end{bmatrix} - \begin{bmatrix} \mathbb{V}_{1} & \cdots & \mathbb{V}_{l} \end{bmatrix} \begin{bmatrix} s_{1,mn}^{\mathbb{V}} \\ \vdots \\ s_{l,mn}^{\mathbb{V}} \end{bmatrix} \}.$$

By replacing all voltage source edges with short circuits (i.e. setting the value of all voltage sources to zero), we get the current-controlled sub-circuit, C_I . It is easy to prove that ΔP_I , the change of I^2R loss resulting from removing R_j from the current-controlled sub-circuit, is given by

$$\Delta P_I = -I_{mn} \begin{bmatrix} \mathbb{I}_1 & \cdots & \mathbb{I}_k \end{bmatrix} \begin{bmatrix} s_{1,mn}^{\mathbb{II}} \\ \vdots \\ s_{k,mn}^{\mathbb{II}} \end{bmatrix}.$$

Similarly, we have

$$\Delta P_V = I_{mn} \begin{bmatrix} \mathbb{V}_1 & \cdots & \mathbb{V}_l \end{bmatrix} \begin{bmatrix} s_{1,mn}^{\mathbb{VI}} \\ \vdots \\ s_{l,mn}^{\mathbb{VI}} \end{bmatrix}.$$

This ends the proof.

Proposition 2: The change of total losses, ΔP , resulting from the serial removal (serial attachment) of a resistance link R_i^C from a mixed-source circuit is given by $\Delta P = \Delta P_V + \Delta P_I$, where ΔP_V denotes the change of losses resulting from removing (adding) the link R_i^V from its voltage-controlled sub-circuit, and ΔP_I denotes the change of losses resulting from removing (adding) the link R_i^I from its current-controlled sub-circuit.

Proof: As in Proposition 1, the serial removal part of the proposition is logically equivalent to the serial attachment part of the proposition. So we just need to prove the serial removal part of the proposition.

Again, we assume there are k current sources $\{\mathbb{I}_1,...,\mathbb{I}_k\}$, and k voltage sources $\{\mathbb{V}_1,...,\mathbb{V}_k\}$ in the circuit. Suppose we are going to remove the j-th resistor edge R_j , and its endpoint pair is $\{m, n\}$. Since we are doing a serial removal, it will merge node m and node n together. Electrically, it is also equivalent to the parallel attachment of a zero resistance edge to $\{m,n\}$. Proposition 1 states that the change of total I^2R loss resulting from the parallel attachment of a zero resistance edge to $\{m, n\}$ is given by $\Delta P_V + \Delta P_I$.

We now state a sequence of corollaries that follow fairly directly from Proposition 1 and 2.

Corollary 1: The change of total I^2R loss, ΔP_V , resulting from the parallel removal of a resistor edge with endpoint pair $\{m,n\}$ from a voltage-controlled circuit is given by $\Delta P_V = I_{mn}V_{mn}^{'}$, where I_{mn} denotes the current flowing on the edge before its removal, and $V_{mn}^{'}$ denotes the voltage difference between node pair $\{m,n\}$ after its removal.

Proof: At the end of the proof for Proposition 1, we know that ΔP_V , the change of I^2R loss resulting from removing R_i from the voltage-controlled sub-circuit, is given by

$$\Delta P_V = I_{mn} \begin{bmatrix} \mathbb{V}_1 & \cdots & \mathbb{V}_l \end{bmatrix} \begin{bmatrix} s_{1,mn}^{\mathbb{V} \mathbb{I}} \\ \vdots \\ s_{l,mn}^{\mathbb{V} \mathbb{I}} \end{bmatrix}.$$

Since there are no current sources in a voltage-controlled circuit, we have

$$V_{mn}^{'} = egin{bmatrix} \mathbb{V}_1 & \cdots & \mathbb{V}_l \end{bmatrix} egin{bmatrix} s_{1,mn}^{\mathbb{VI}} \ dots \ s_{l,mn}^{\mathbb{VI}} \end{bmatrix}.$$

Thus $\Delta P_V = I_{mn} V_{mn}'$.

Corollary 2: The change of total I^2R loss, ΔP_I , resulting from the parallel removal of a resistor edge with endpoint pair $\{m,n\}$ from a current-controlled circuit is given by $\Delta P_I = -I_{mn}V_{mn}'$, where I_{mn} denotes the current flowing on the edge before its removal, and V'_{mn} denotes the voltage difference between node pair $\{m,n\}$ after its removal.

Proof: At the end of the proof for Proposition 1, we know that ΔP_I , the change of I^2R loss resulting from removing R_j from the current-controlled sub-circuit, is given by

$$\Delta P_I = -I_{mn} \begin{bmatrix} \mathbb{I}_1 & \cdots & \mathbb{I}_k \end{bmatrix} \begin{bmatrix} s_{1,mn}^{\mathbb{II}} \\ \vdots \\ s_{k,mn}^{\mathbb{II}} \end{bmatrix}.$$

Since there are no voltage sources in a current-controlled circuit, we have

$$V_{mn}^{'} = egin{bmatrix} \mathbb{I}_1 & \cdots & \mathbb{I}_k \end{bmatrix} egin{bmatrix} s_{1,mn}^{\mathbb{II}} \ dots \ s_{k,mn}^{\mathbb{II}} \end{bmatrix}.$$

Thus $\Delta P_I = -I_{mn}V_{mn}'$.

Corollary 3: The change of total I^2R loss, ΔP_V , resulting from the serial removal of a resistor edge with endpoint pair $\{m,n\}$ from a voltage-controlled circuit is given by $\Delta P_V = -I'_{mn}V_{mn}$, where V_{mn} denotes the voltage difference between node pair $\{m,n\}$ before its removal, and I'_{mn} denotes the current flowing through the short circuit edge connecting the node pair $\{m,n\}$ after the removal.

Proof: Since we are doing a serial removal, it will merge node m and node n together. Electrically, it is equivalent to the parallel attachment of a zero resistance edge to $\{m,n\}$. Corollary 1 shows that the change of total I^2R loss, ΔP_V , resulting from the parallel removal of a zero resistance edge from $\{m,n\}$ is $I_{mn}V'_{mn}$. In other words, it means the parallel attachment of a zero resistance edge to $\{m,n\}$ will change the total loss by $-I'_{mn}V_{mn}$.

Corollary 4: The change of total I^2R loss, ΔP_I , resulting from the serial removal of a resistor edge with endpoint pair $\{m,n\}$ from a current-controlled circuit is given by $\Delta P_I = I_{mn}^{'}V_{mn}$, where V_{mn} denotes the voltage difference between node pair $\{m,n\}$ before its removal, and $I_{mn}^{'}$ denotes the current flowing through the short circuit edge connecting the node pair $\{m,n\}$ after the removal.

Proof: Again, the serial removal of a resistor edge from $\{m,n\}$ is equivalent to the parallel attachment of a zero resistance edge to $\{m,n\}$. Corollary 2 shows that the change of total I^2R loss, ΔP_I , resulting from the parallel removal of a zero resistance edge from $\{m,n\}$ is $-I_{mn}V_{mn}'$. In other words, it means the parallel attachment of a zero resistance edge to $\{m,n\}$ will change the total loss by $I_{mn}'V_{mn}$.

Corollary 5: The change of total loss, ΔP_I , resulting from adding a resistance edge to a current-controlled network is equivalent to the change of total loss resulting from adding the resistance edge to its associated Norton equivalent circuit. The change of total loss, ΔP_V , resulting from adding a resistance edge to a voltage-controlled network is equivalent to the change of total loss resulting from adding the resistance edge to its associated Thevenin equivalent circuit.

Proof: Based on Corollary 1 through Corollary 4, we know that in a single-source network the change of total loss resulting from the attachment (removal) of a resistor edge is completely determined by

- the current flowing through the link after (before) the change, and
- the voltage difference between the endpoints of the edge before (after) the change.

In other words, the change of total loss is independent of the changes of edges other than the one to be removed or added. This good property enables us to use the Thevenin equivalent circuit or the Norton equivalent circuit to predict the change of total loss in a single-source circuit. Since we know the attachment of a link has opposite effect on the loss of a current-controlled circuit and a voltage-controlled circuit, we'd better use Norton equivalent circuit to replace the current-controlled network and use Thevenin equivalent circuit to replace the voltage-controlled network. Of course, using Thevenin equivalent circuit to replace a current-controlled network is theoretically acceptable, but it requires an additional step to get the right answer, i.e. flipping the sign of the change of total loss. So is using Norton equivalent circuit to replace a voltage-controlled network.

Corollary 6: The change of total loss, ΔP , resulting from adding a resistance edge to node pair $\{m,n\}$ in a mixed-source network is equivalent to the change of total loss, ΔP_{eq} , resulting from adding the resistance edge to the equivalent circuit at terminal m-n in Fig. 7 where I_{eq} is the current source in the Norton equivalent circuit of the current-controlled sub-circuit, V_{eq} is the voltage source in the Thevenin equivalent circuit of the voltage-controlled sub-circuit, and R_{eq} is the equivalent resistance.




Fig. 7. The equivalent circuit for a mixed-source network.

Proof: Corollary 5 tells that we can use Norton equivalent circuit to replace the current-controlled sub-circuit and use Thevenin equivalent circuit to replace the voltage-controlled sub-circuit when calculating the change of total loss in each sub-circuit for a mixed-source one. Moreover, Proposition 1 and 2 show that the change of total loss in a mixed-source circuit can be completely decomposed into two parts, one for its voltage-controlled sub-circuit and one for its current-controlled sub-circuit 4. Thus, we just need to "merge" together the Norton equivalent circuit of the current-controlled sub-circuit and Thevenin equivalent circuit of the voltage-controlled sub-circuit for the purposed of calculating the change of total loss for a mixed-source circuit. The idea is visualized in Fig. 7.

Remark 2: Results similar to Corollary 1 through Corollary 4 hold for the removal of multiple resistors together, although the proof becomes more involved.

Remark 3: A resistor in the circuit is always a passive element as it consumes power. So I_{mn} and V_{mn} are always of opposite polarity. By Lemma 1, we know V_{mn} and V_{mn}' are always of same polarity. Thus by Corollary 1 and Corollary 2, we know the parallel removal of a resistor edge from a voltage-controlled circuit will always decrease total I^2R loss, and the parallel removal of a resistor edge from a current-controlled circuit will always increase total I^2R loss. It is worth mentioning that this is much deeper than the formulas for serial $(R = R_1 + R_2)$ and parallel $(R = \frac{1}{1/R_1 + 1/R_2})$ connection of resistors, as the removal of a resistor not only change the resistance of the graph but also redistribute the currents in the graph. Both the above results are consistent with [1] and [2].

Proposition 3: The change of total losses, ΔP , resulting from the parallel removal (parallel attachment) of a current source \mathbb{I}_j from (to) a mixed-source circuit is given by $\Delta P = \Delta P_I$, where ΔP_I denotes the change of losses resulting from removing (adding) the link \mathbb{I}_i from its current-controlled sub-circuit.

Proof: As in Proposition 1, we just need to prove the parallel removal part of the proposition.

Again, we assume there are k current sources $\{\mathbb{I}_1,...,\mathbb{I}_k\}$, and l voltage sources $\{\mathbb{V}_1,...,\mathbb{V}_l\}$, in the circuit. Suppose we are going to remove the last current source \mathbb{I}_k , and its endpoint pair is $\{m,n\}$.

By the principle of energy conservation, the change of total I^2R loss must be equivalent to the change of total sources' energy output

$$\sum_{i=1}^{k-1} \mathbb{I}_i \Delta V_i - \mathbb{I}_k V_k + \sum_{i=1}^{l} \mathbb{V}_i \Delta I_i$$

where ΔV_i denotes the change of voltage difference between the endpoints of the *i*-th current source, V_k denotes the voltage difference between the endpoints of the *k*-th current source before the removal, and ΔI_i denotes the change of current flowing through the *i*-th voltage source.

By the definition of resistance graph, we know putting back all sources will just create some short circuits and open circuits which essentially don't change the resistance graph. In addition, the sensitivity of the current flowing through an edge (or of voltage difference between the endpoints of an edge) is completely determined by the resistance graph, i.e. constant resistance graph means constant source factors. Thus by the superposition principle, we know V_k is a linear combination of $\{\mathbb{I}_1, ..., \mathbb{I}_k\}$ and $\{\mathbb{V}_1, ..., \mathbb{V}_l\}$, i.e.

$$V_k = egin{bmatrix} \mathbb{I}_1 & \cdots & \mathbb{I}_k \end{bmatrix} egin{bmatrix} s_{1,k}^{\mathbb{II}} \ dots \ s_{k}^{\mathbb{II}} \end{bmatrix} + egin{bmatrix} \mathbb{V}_1 & \cdots & \mathbb{V}_l \end{bmatrix} egin{bmatrix} s_{1,k}^{\mathbb{VI}} \ dots \ s_{l,k}^{\mathbb{VI}} \end{bmatrix}$$

where $\{s_{1,k}^{\mathbb{II}}, \cdots, s_{k,k}^{\mathbb{II}}\}$ and $\{s_{1,k}^{\mathbb{VI}}, \cdots, s_{k,k}^{\mathbb{VI}}\}$ are source factors. Following a procedure similar to Proposition 1, we have

$$\begin{bmatrix} \Delta V_1 \\ \vdots \\ \Delta V_{k-1} \end{bmatrix} = -\mathbb{I}_k \begin{bmatrix} s_{k,1}^{\mathbb{II}} \\ \vdots \\ s_{k,k-1}^{\mathbb{II}} \end{bmatrix}$$
$$\begin{bmatrix} \Delta I_1 \\ \vdots \\ \Delta I_l \end{bmatrix} = -\mathbb{I}_k \begin{bmatrix} s_{k,1}^{\mathbb{IV}} \\ \vdots \\ s_{k,l}^{\mathbb{IV}} \end{bmatrix}.$$

By (3), we have $s_{k,i}^{\mathbb{II}}=s_{i,k}^{\mathbb{II}}$ (i=1,...,k) and $s_{k,i}^{\mathbb{IV}}=-s_{i,k}^{\mathbb{VI}}$ (i=1,...,l) which gives us

$$\sum_{i=1}^{k-1} \mathbb{I}_i \Delta V_i - \mathbb{I}_k V_k + \sum_{i=1}^{l} \mathbb{V}_i \Delta I_i = -\mathbb{I}_k \{ \begin{bmatrix} \mathbb{I}_1 & \cdots & \mathbb{I}_{k-1} \end{bmatrix} \begin{bmatrix} s_{1,k}^{\mathbb{II}} \\ \vdots \\ s_{k-1,k}^{\mathbb{II}} \end{bmatrix} + \begin{bmatrix} \mathbb{I}_1 & \cdots & \mathbb{I}_k \end{bmatrix} \begin{bmatrix} s_{1,k}^{\mathbb{II}} \\ \vdots \\ s_{k,k}^{\mathbb{II}} \end{bmatrix} \}.$$

As we can see, the above result is independent of the voltage sources in the mixed-source circuit. By setting the value of all voltage sources to zero, we get the current-controlled sub-circuit. It is easy to prove that ΔP_I , the change of I^2R loss resulting from removing \mathbb{I}_k from the current-controlled sub-circuit, is equivalent to above result.

Using the same idea, we can get a similar proposition for the serial removal (serial attachment) of a voltage source from a mixed-source circuit.

Proposition 4: The change of total losses, ΔP , resulting from the serial removal (serial attachment) of a voltage source \mathbb{V}_j from (to) a mixed-source circuit is given by $\Delta P = \Delta P_V$, where ΔP_V denotes the change of losses resulting from removing (adding) the link \mathbb{V}_j from its voltage-controlled sub-circuit.

Proof: As in Proposition 1, we just need to prove the parallel removal part of the proposition.

Again, we assume there are k current sources $\{\mathbb{I}_1,...,\mathbb{I}_k\}$, and l voltage sources $\{\mathbb{V}_1,...,\mathbb{V}_l\}$, in the circuit. Suppose we are going to remove the last current source \mathbb{V}_l , and its endpoint pair is $\{m,n\}$.

By the principle of energy conservation, the change of total I^2R loss must be equivalent to the change of total sources' energy output

$$\sum_{i=1}^{k} \mathbb{I}_i \Delta V_i + \sum_{i=1}^{l-1} \mathbb{V}_i \Delta I_i - \mathbb{V}_l I_l$$

where ΔV_i denotes the change of voltage difference between the endpoints of the *i*-th current source, I_l denotes the current flowing through the *l*-th voltage source before the removal, and ΔI_i denotes the change of current flowing through the *i*-th voltage source.

Again, by the superposition principle, we know I_l is a linear combination of $\{\mathbb{I}_1,...,\mathbb{I}_k\}$ and $\{\mathbb{V}_1,...,\mathbb{V}_l\}$, i.e.

$$I_l = \begin{bmatrix} \mathbb{I}_1 & \cdots & \mathbb{I}_k \end{bmatrix} \begin{bmatrix} s_{1,l}^{\mathbb{IV}} \\ \vdots \\ s_{k,l}^{\mathbb{IV}} \end{bmatrix} + \begin{bmatrix} \mathbb{V}_1 & \cdots & \mathbb{V}_l \end{bmatrix} \begin{bmatrix} s_{1,l}^{\mathbb{VV}} \\ \vdots \\ s_{k,l}^{\mathbb{VV}} \end{bmatrix}$$

where $\{s_{1,l}^{\mathbb{IV}},\cdots,s_{k,l}^{\mathbb{IV}}\}$ and $\{s_{1,l}^{\mathbb{VV}},\cdots,s_{l,l}^{\mathbb{VV}}\}$ are source factors. Following a procedure similar to Proposition 1, we have

$$\begin{bmatrix} \Delta V_1 \\ \vdots \\ \Delta V_k \end{bmatrix} = -\mathbb{V}_l \begin{bmatrix} s_{l,1}^{\mathbb{VI}} \\ \vdots \\ s_{l,k}^{\mathbb{VI}} \end{bmatrix}$$

$$\begin{bmatrix} \Delta I_1 \\ \vdots \\ \Delta I_{l-1} \end{bmatrix} = -\mathbb{V}_l \begin{bmatrix} s_{l,1}^{\mathbb{VV}} \\ \vdots \\ s_{l-1}^{\mathbb{VV}} \end{bmatrix}.$$

By (3), we have $s_{l,i}^{\mathbb{VV}}=s_{i,l}^{\mathbb{VV}}$ (i=1,...,l) and $s_{l,i}^{\mathbb{VI}}=-s_{i,l}^{\mathbb{IV}}$ (i=1,...,k) which gives us

$$\sum_{i=1}^k \mathbb{I}_i \Delta V_i + \sum_{i=1}^{l-1} \mathbb{V}_i \Delta I_i - \mathbb{V}_l I_l = -\mathbb{V}_l \begin{bmatrix} \mathbb{V}_1 & \cdots & \mathbb{V}_{l-1} \end{bmatrix} \begin{bmatrix} s_{1,l}^{\mathbb{V}\mathbb{V}} \\ \vdots \\ s_{l-1,l}^{\mathbb{V}\mathbb{V}} \end{bmatrix} - \mathbb{V}_l \begin{bmatrix} \mathbb{V}_1 & \cdots & \mathbb{V}_l \end{bmatrix} \begin{bmatrix} s_{1,l}^{\mathbb{V}\mathbb{V}} \\ \vdots \\ s_{l,l}^{\mathbb{V}\mathbb{V}} \end{bmatrix}.$$

As we can see, the above result is independent of the current sources in the mixed-source circuit. By setting the value of all current sources to zero, we get the voltage-controlled sub-circuit. It is easy to prove that ΔP_V , the change of I^2R loss resulting from removing V_l from the voltage-controlled sub-circuit, is equivalent to above result.

By the definition of resistance graph, we know a mixed-source network can be created by the parallel attachment of all current sources and the serial attachment of all voltages to the resistance graph. Thus, combining the result of Proposition 3 and Proposition 4, we have the following:

Proposition 5: (Superposition of I^2R loss) The total I^2R loss, P, of a mixed-source circuit is given by $P = P_I + P_V$, where P_I denotes the total I^2R loss of its current-controlled sub-circuit, and P_V denotes the total I^2R loss of its voltage-controlled sub-circuit.

Corollary 7: The change of total I^2R loss, ΔP_I , resulting from the parallel removal of a current source \mathbb{I} with endpoint pair $\{m,n\}$ from a current-controlled circuit is given by $\Delta P_I = -\mathbb{I}(V_{m,n} + V_{m,n}^{'})$, where $V_{m,n}$ and $V_{m,n}^{'}$ denote the voltage differences between node pair $\{m,n\}$ before and after its removal, respectively.

Proof: Again, we assume there are k current sources $\{\mathbb{I}_1,...,\mathbb{I}_k\}$ in the circuit. Suppose we are going to remove the last current source \mathbb{I}_k , and its endpoint pair is $\{m,n\}$. At the end of the proof of Proposition 3, we know

$$\Delta P_I = -\mathbb{I}_k \begin{bmatrix} \mathbb{I}_1 & \cdots & \mathbb{I}_{k-1} \end{bmatrix} \begin{bmatrix} s_{1,k}^{\mathbb{II}} \\ \vdots \\ s_{k-1,k}^{\mathbb{II}} \end{bmatrix} - \mathbb{I}_k \begin{bmatrix} \mathbb{I}_1 & \cdots & \mathbb{I}_k \end{bmatrix} \begin{bmatrix} s_{1,k}^{\mathbb{II}} \\ \vdots \\ s_{k,k}^{\mathbb{II}} \end{bmatrix}.$$

Also we know

$$V_{m,n} = egin{bmatrix} \mathbb{I}_1 & \cdots & \mathbb{I}_k \end{bmatrix} egin{bmatrix} s_{1,k}^{\mathbb{II}} \ dots \ s_{k,k}^{\mathbb{II}} \end{bmatrix}$$

and

$$V_{m,n}^{'} = \begin{bmatrix} \mathbb{I}_1 & \cdots & \mathbb{I}_{k-1} \end{bmatrix} \begin{bmatrix} s_{1,k}^{\mathbb{II}} \\ \vdots \\ s_{k-1,k}^{\mathbb{II}} \end{bmatrix}.$$

Thus
$$\Delta P_I = -\mathbb{I}(V_{m,n} + V'_{m,n})$$

Corollary 8: The change of total I^2R loss, ΔP_V , resulting from the serial removal of a voltage source $\mathbb V$ with endpoint pair $\{m,n\}$ from a voltage-controlled circuit is given by $\Delta P_V = -\mathbb V(I_{m,n}+I_{m,n}')$, where $I_{m,n}$ denotes the current that flowed through the voltage source before the removal, and I_{mn}' denotes the current flowing through the short circuit edge connecting the node pair $\{m,n\}$ after the removal.

Proof: Again, we assume there are l voltage sources $\{V_1, ..., V_l\}$, in the circuit. Suppose we are going to remove the last current source V_l , and its endpoint pair is $\{m, n\}$. At the end of the proof of Proposition 4, we know

$$\Delta P_V = -\mathbb{V}_l \begin{bmatrix} \mathbb{V}_1 & \cdots & \mathbb{V}_{l-1} \end{bmatrix} \begin{bmatrix} s_{1,l}^{\mathbb{V}\mathbb{V}} \\ \vdots \\ s_{l-1,l}^{\mathbb{V}\mathbb{V}} \end{bmatrix} - \mathbb{V}_l \begin{bmatrix} \mathbb{V}_1 & \cdots & \mathbb{V}_l \end{bmatrix} \begin{bmatrix} s_{1,l}^{\mathbb{V}\mathbb{V}} \\ \vdots \\ s_{l,l}^{\mathbb{V}\mathbb{V}} \end{bmatrix}.$$

Also we know

$$I_{mn} = \begin{bmatrix} \mathbb{V}_1 & \cdots & \mathbb{V}_l \end{bmatrix} \begin{bmatrix} s_{1,l}^{\mathbb{V}\mathbb{V}} \\ \vdots \\ s_{l,l}^{\mathbb{V}\mathbb{V}} \end{bmatrix}$$

and

$$I_{mn}^{'} = \begin{bmatrix} \mathbb{V}_1 & \cdots & \mathbb{V}_{l-1} \end{bmatrix} \begin{bmatrix} s_{1,l}^{\mathbb{V}\mathbb{V}} \\ \vdots \\ s_{l-1,l}^{\mathbb{V}\mathbb{V}} \end{bmatrix}.$$

Thus
$$\Delta P_V = -\mathbb{V}(I_{m,n} + I'_{m,n}).$$

Remark 4: Results similar to Corollary 7 through Corollary 8 hold for the removal of multiple sources together, although the proof becomes more involved.

Remark 5: Proposition 3 and Corollary 7 together explain the reason for the paradoxical behavior in Fig. 5. After we create the current-controlled sub-circuit of Fig. 5(a), we can compute the voltage difference between the node pair from which the 0.25A current source is removed. The voltage difference between this node pair is 0V and 0.125V before and after the removal, respectively. So the total loss will decrease by 0.25(0 + 0.125) = 0.03125W.

Remark 6: (Orthogonality between the effects of voltage sources and current sources) Suppose there are n resistance edges $\{R_1,...,R_n\}$ in the mixed-source circuit, and we denote the currents flowing on the i-th resistance edge as I_i^M in the mixed-source circuit, I_i^V in its voltage-controlled sub-circuit, and I_i^I in its current-controlled sub-circuit, respectively. The diagonal matrix of edge resistances is

$$\Lambda = diag\{R_1, ..., R_n\}$$

Write the vector of currents flowing through each edge as $\vec{I}_M = [I_1^M, ..., I_n^M]^T$ in the mixed-source circuit, $\vec{I}_V = [I_1^V, ..., I_n^V]^T$ in the voltage-controlled sub-circuit, and $\vec{I}_I = [I_1^I, ..., I_n^I]^I$ in the voltage-controlled sub-circuit, respectively. Then by the superposition principle, we must have

$$\begin{split} \vec{I}_M^T \Lambda \vec{I}_M &= (\vec{I}_V^T + \vec{I}_I^T) \Lambda (\vec{I}_V + \vec{I}_I) \\ &= \vec{I}_V^T \Lambda \vec{I}_V + \vec{I}_I^T \Lambda \vec{I}_I + 2 \vec{I}_V^T \Lambda \vec{I}_I. \end{split}$$

Combining the above result with Proposition 5, we must have

$$\vec{I}_V^T \Lambda \vec{I}_I = 0.$$

IV. FOUR EQUIVALENT LOSS COMPUTING METHODS

Based on the discussion in this paper, we have four different methods to calculate the total I^2R loss of an arbitrary mixed-source circuit. To describe and compare them, we assume there are k current sources $\{\mathbb{I}_1,...,\mathbb{I}_k\}$, k voltage sources $\{\mathbb{V}_1,...,\mathbb{V}_l\}$, and k resistors $\{\mathbb{R}_1,...,\mathbb{R}_l\}$ in the circuit.

(a) The first way is the most traditional one. We calculate either the total power output of all voltage sources and current sources or the total I^2R loss of all resistors which is given by

$$\sum_{i=1}^{k} \mathbb{I}_{i} V_{i} + \sum_{i=1}^{l} \mathbb{V}_{i} I_{i} \quad (or \sum_{i=1}^{t} P_{\mathbb{R}_{i}})$$
s.t. Kirchhoff voltage laws
$$Kirchhoff \ current \ laws$$
(4)

where V_i denotes the voltage difference between the endpoints of the i-th current source before the removal, I_i denotes the current flowing through the i-th voltage source before the removal, and $P_{\mathbb{R}_i}$ denotes the I^2R loss of the i-th resistor. \mathbb{I}_i and \mathbb{V}_i are the controlling currents and voltages respectively, they remain constant under the considered topology reconfiguration.

(b) The second way is based on the following idea: a mixed-source circuit can be created by first constructing the current-controlled sub-circuit and then putting back all voltage sources. In [2], we show that the partial derivative of the cost function P_I described by (2) in the direction I_{e_i} is exactly double the algebraic sum of all voltages on the fundamental cycle defined by e_i . This means we are including the constraints associated with Kirchhoff's voltage law and the voltage sources \mathbb{V}_i relative to fundamental cycles in which they appear. The operating point is thus given by minimizing cost function P_I with linear constraints denoting the effect of voltage sources.

$$min P_I$$
s.t. some linear constraints denoting the effect of voltage sources are satisfied (5)

(c) The third way is quite similar to the second way: a mixed-source circuit can be created by first constructing the voltage-controlled sub-circuit and then putting back all current sources. Following an idea similar to (b), the total loss can be given by minimizing cost function P_V described in (1) with linear constraints denoting the effect of current sources.

$$min P_V$$
s.t. some linear constraints denoting the effect of current sources are satisfied (6)

(d) The fourth way is based on Proposition 5 and is given by

$$min P_V + min P_I \tag{7}$$

where P_V is the potential function (described by (1)) of the voltage-controlled sub-circuit, and P_I is the potential function (described by (2)) of the current-controlled sub-circuit.

Although the four methods are of different mathematical forms, they must give us the same result. Specifically, methods (b), (c), and (d) are closely related to each other. In mixed source networks, the operating values of voltages and currents are determined as critical values of P_V (as a quadratic function of fundamental node variables) and P_I (as a quadratic function of fundamental cycle variables) where it is assumed that all voltage sources V_i and current sources I_i are present. This is the approach of methods (b) and (c). This approach can be carried out by solving for critical points of P_I (with respect to the fundamental cycles variables) subject to the Kirchhoff voltage constraints that are obtained by adding the V_i to the resistance graph. Similarly, one can solve for the critical points of P_V (with respect to the fundamental node variables) subject to the Kirchhoff current constraints by including the I_i to the resistance graph. Method (d) utilizes the novel decomposition of mixed-source circuit in Proposition 5 and integrates (b) and (c) together. By calculating the loss of the voltage-controlled sub-circuit P_I individually, method (d) solves for the loss of a mixed-source circuit in an unconstrained quadratic programming form.

V. CONCLUSION

Our previous work, [1] and [2], proved that in a single source network, although the detailed change of loss is impossible to predict without solving the Kirchhoff's equations, the sign of the overall change in I^2R loss is always certain. Such predictability with respect to total loss is not present in a mixed-source network, and this may result in interesting paradoxes such as fewer sources producing more power. While the demonstrated uncertainty to changes in a mixed-source circuit together with the well recognized complexity in line switching suggest that active control of grid topology in a mixed-source model is a formidable problem, our results nevertheless offer a clean decomposition for the mixed-source circuit that completely separates the effect of current sources and voltage sources on network total loss. As the world's power grids increasingly embrace novel energy sources and new classes of assets associated with storage and demand response,

our ongoing research seeks to use the decomposition concepts we have presented for developing new approaches to resource allocation that appropriately balance generation scheduling, grid topology configuration, and recruitment of demand response.

REFERENCES

- [1] Baillieul, J., Zhang, B., and Wang, S., "The Kirchhoff-Braess paradox and its implications for smart microgrids." In Decision and Control (CDC), 2015 IEEE 54th Annual Conference on, pp. 6556-6563.
- [2] Wang, S., and Baillieul, J., "Kirchhoff-Braess phenomena in DC electric networks." In Decision and Control (CDC), 2016 IEEE 55th Conference on, pp. 3286-3293.
- [3] Fisher, E. B., ONeill, R. P., and Ferris, M. C., "Optimal transmission switching." IEEE Transactions on Power 23.3 (2008): 1346-1355.
- [4] Ruiz, P.A., Foster, J.M., Rudkevich, A. and Caramanis, M.C., "Tractable transmission topology control using sensitivity analysis." IEEE Transactions on Power Systems 27.3 (2012): 1550-1559.
- [5] Fuller, J.D., Ramasra, R., and Cha, A., "Fast heuristics for transmission-line switching." IEEE Transactions on Power Systems 27.3 (2012): 1377-1386.
- [6] Soroush, M., and Fuller, J.D., "Accuracies of optimal transmission switching heuristics based on DCOPF and ACOPF." IEEE Transactions on Power Systems 29.2 (2014): 924-932.
- [7] Hedman, K.W., O'Neill, R.P., Fisher, E.B. and Oren, S.S., "Optimal transmission switching with contingency analysis." IEEE Transactions on Power Systems 24.3 (2009): 1577-1586.
- [8] Koglin, H.J., and Muller, H., "Overload reduction through corrective switching actions." Int. Conf. Power Sys. Monitor. & Contr. Vol. 24. No. 26. 1980.
- [9] Van Amerongen, R., and Van Meeteren, H.P., "Security control by real power rescheduling network switching and load shedding." Proc. 1980 CTGRE Report 32-02 (1980).
- [10] Chen, C.S., and Cho, M.Y., "Energy loss reduction by critical switches." IEEE Transactions on Power Delivery 8.3 (1993): 1246-1253.
- [11] Fliscounakis, Stephane, et al. "Topology influence on loss reduction as a mixed integer linear programming problem." In Power Tech, 2007 IEEE Lausanne, pp. 1987-1990.
- [12] Liebchen, C., and Rizzi, R., "Classes of cycle bases." Discrete Applied Mathematics, 155(3), pp.337-355.
- [13] Hosoya, M., 2000. "The simplest equivalent circuit of a multi-terminal network." http://ir.lib.u-ryukyu.ac.jp:8080/handle/123456789/7748.
- [14] Barrows, C., Blumsack, S., and Hines, P., "Correcting optimal transmission switching for AC power flows." In System Sciences (HICSS), 2014 47th Hawaii International Conference on, pp. 2374-2379.
- [15] Zhong, Q.C., and Hornik, T., Control of power inverters in renewable energy and smart grid integration Vol. 97. John Wiley & Sons, 2012.