Modeling instruction cache and instruction buffer for performance estimation of VLIW architectures using native simulation | IEEE Conference Publication | IEEE Xplore