Exploiting transistor-level reconfiguration to optimize combinational circuits | IEEE Conference Publication | IEEE Xplore