Rethinking on-chip DRAM cache for simultaneous performance and energy optimization | IEEE Conference Publication | IEEE Xplore