Compact modeling and circuit-level simulation of silicon nanophotonic interconnects | IEEE Conference Publication | IEEE Xplore