Design Space exploration of FPGA-based accelerators with multi-level parallelism | IEEE Conference Publication | IEEE Xplore