Enhancing analog yield optimization for variation-aware circuits sizing | IEEE Conference Publication | IEEE Xplore