On the reuse of timing resilient architecture for testing path delay faults in critical paths

On the reuse of timing resilient architecture for testing path delay faults in critical paths | IEEE Conference Publication | IEEE Xplore