LARS: Logically adaptable retention time STT-RAM cache for embedded systems | IEEE Conference Publication | IEEE Xplore